## FEATURES

- 0.8V Reference Voltage

■ Operates with a single 5V Supply Voltage
■ Internal 400 kHz Oscillator

- Soft-Start Function
- Fixed Frequency Voltage Mode
- Short Circuit Protection


## APPLICATIONS

- Computer Peripheral Voltage Regulator
- Memory Power supplies
- Graphics Card

Low cost on-board DC to DC

## 1\% ACCURATE SYNCHRONOUS PWM CONTROLLER DESCRIPTION

The IR3637 controller IC is designed to provide a simple synchronous Buck regulator for on-board DC to DC applications in a small 8-pin SOIC. The output voltage can be precisely regulated using the internal 0.8 V reference voltage for low voltage applications.
The IR3637 operates at a fixed internal 400 kHz switching frequency to reduce the component size.
The device features under-voltage lockout for both input supplies, an external programmable soft-start function as well as output under-voltage detection that latches off the device when an output short is detected.

## TYPICALAPPLICATION



Figure 1 - Typical application of IR3637.

## ORDERING INFORMATION

| $\begin{array}{\|c\|} \hline \text { PKG } \\ \text { DESIG } \end{array}$ | PACKAGE DESCRIPTION | PIN COUNT | PARTS PER TUBE | PARTS PER REEL | T \& R <br> Oriantation |
| :---: | :---: | :---: | :---: | :---: | :---: |
| S | IR3637SPBF | 8 | 95 | ------ | Fig A |
| S | IR3637STRPBF | 8 | ------- | 2500 |  |

IR3637SPBF

## ABSOLUTE MAXIMUM RATINGS

Vcc Supply Voltage .............................................. 16V
Vc Supply Voltage ................................................ 25V
Storage Temperature Range .................................... $-65^{\circ} \mathrm{C}$ To $150^{\circ} \mathrm{C}$
Operating Junction Temperature Range ..................... $0^{\circ} \mathrm{C}$ To $125^{\circ} \mathrm{C}$
ESD Classification ............................................... HMB Class 2 (2KV) JEDEC Standard
Moisture Sensitivity Level ...................................... JEDEC Level 1 @ $260^{\circ} \mathrm{C}$
Caution: Stresses above those listed in "Absolute Maximum Rating" may cause permanent damage to the device. These are stress ratings only and function of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to "Absolute Maximum Rating" conditions for extended periods may affect device reliability

PACKAGE INFORMATION

$\theta_{\mathrm{JA}}=154^{\circ} \mathrm{C} / \mathrm{W}$
$\theta_{\text {лс }}=41.2^{\circ} \mathrm{C} / \mathrm{W}$

Recommended Operating Conditions

| Parameter | Min | Max | Units |
| :--- | :---: | :---: | :---: |
| Vcc | 4.5 | 5.5 | V |
| Vc | 8 | 14 | V |

## ELECTRICALSPECIFICATIONS

Unless otherwise specified, these specifications apply over $\mathrm{Vcc}=5 \mathrm{~V}, \mathrm{Vc}=12 \mathrm{~V}$ and $0^{\circ} \mathrm{C}<\mathrm{Tj}<125^{\circ} \mathrm{C}$.

| PARAMETER | SYM | TEST CONDITION | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Feedback Voltage Fb Voltage | $V_{\text {fb }}$ | $25^{\circ} \mathrm{C}<\mathrm{Tj}<75^{\circ} \mathrm{C}$ | 0.792 | 0.800 | 0.808 | V |
|  |  | $0^{\circ} \mathrm{C}<\mathrm{Tj}<125^{\circ} \mathrm{C}$ | 0.789 | 0.800 | 0.811 | V |
| Fb Voltage Line Regulation | Lreg | $4.5<\mathrm{Vcc}<5.5$ |  |  | 0.1 | \% |
| UVLO UVLO Threshold - Vcc | UVLO Vcc | Supply Ramping Up | 4.0 | 4.2 | 4.4 | V |
| UVLO Hysteresis - Vcc |  |  |  | 0.25 |  | V |
| UVLO Threshold - Vc | UVLO Vc | Supply Ramping Up | 3.1 | 3.3 | 3.5 | V |
| UVLO Hysteresis - Vc |  |  |  | 0.2 |  | V |
| UVLO Threshold - Fb | UVLO Fb | Fb Ramping Down | 0.3 | 0.4 | 0.5 | V |
| Supply Current <br> Vcc Dynamic Supply Current | Dyn Icc | Freq=400kHz, Cı=1500pF | 4 | 8 | 16 | mA |
| Vc Dynamic Supply Current | Dyn Ic | Freq=400kHz, CL=1500pF | 6 | 15 | 20 | mA |
| Vcc Static Supply Current | Icce | SS=0V | 1 | 3.3 | 6 | mA |
| Vc Static Supply Current | IcQ | SS=0V | 0.5 | 1 | 4.7 | mA |
| Soft-Start Section Charge Current | SSib | SS=0V | -15 | -25 | -35 | $\mu \mathrm{A}$ |
| Shutdown Threshold | SD | Note1 |  |  | 0.4 | V |

Note1: Guaranteed by design. Not production tested.

| PARAMETER | SYM | TEST CONDITION | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Error Amp |  |  |  |  |  |  |
| Fb Voltage Input Bias Current | Ifb1 | SS=3V, Fb=0.6V |  | -0.1 |  | $\mu \mathrm{A}$ |
| Fb Voltage Input Bias Current | IfB2 | $\mathrm{SS}=0 \mathrm{~V}, \mathrm{Fb}=0.6 \mathrm{~V}$ |  | -64 |  | $\mu \mathrm{A}$ |
| Transconductance | gm |  | 450 | 600 | 800 | $\mu \mathrm{mho}$ |
| Oscillator |  |  |  |  |  |  |
| Frequency | Freq |  | 360 | 400 | 440 | kHz |
| Ramp-Amplitude Voltage | Vramp |  |  | 1.25 |  | V |
| Output Drivers |  |  |  |  |  |  |
| Rise Time, Hdrv, Ldrv | Tr | $\mathrm{C}_{\mathrm{L}}=1500 \mathrm{pF}, \mathrm{Vcc}=12 \mathrm{~V}, 2 \mathrm{~V}$ to 9 V |  | 30 | 60 | ns |
| Fall Time,Hdrv, Ldrv | Tf | C ¢ $=1500 \mathrm{pF}$, Vcc=12V, 9 V to 2V |  | 30 | 60 | ns |
| Dead Band Time | Tıв | Vcc=12V, 2 V to 2V | 40 | 150 | 200 | ns |
| Max Duty Cycle | Ton | $\mathrm{Fb}=0.6 \mathrm{~V}$, Freq $=400 \mathrm{kHz}$ | 81 | 85 |  | \% |
| Min Duty Cycle | Toff | $\mathrm{Fb}=1 \mathrm{~V}$ |  |  | 0 | \% |

## PIN DESCRIPTIONS

| PIN\# | PIN SYMBOL | PIN DESCRIPTION |
| :---: | :---: | :--- |
| 1 | Fb | This pin is connected directly to the output of the switching regulator via resistor divider to <br> set the output voltage and provide feedback to the error amplifier. |
| 2 | Vcc | This pin provides biasing for the internal blocks of the IC as well as powers the low side <br> driver. A minimum of 0.1 <br> ground to provide peak drive current capability. |
| 3 | LDv | Output driver for the synchronous power MOSFET. | | 4 |
| :---: |
| 5 |

## BLOCK DIAGRAM



Figure 2 - Simplified block diagram of the IR3637.

## THEORY OF OPERATION

## Introduction

The IR3637 is a fixed frequency, voltage mode synchronous controller and consists of a precision reference voltage, an error amplifier, an internal oscillator, a PWM comparator, 0.5 A peak gate driver, soft-start and shutdown circuits (see Block Diagram).

The output voltage of the synchronous converter is set and controlled by the output of the error amplifier; this is the amplified error signal from the sensed output voltage and the reference voltage.

This voltage is compared to a fixed frequency linear sawtooth ramp and generates fixed frequency pulses of variable duty-cycle, which drives the two N -channel external MOSFETs. The timing of the IC is provided through an internal oscillator circuit which uses on-chip capacitor to set the oscillation frequency to 400 kHz .

## Short-Circuit Protection

The output is protected against the short-circuit. The IR3637 protects the circuit for shorted output by sensing the output voltage (through the external resistor divider). The IR3637 shuts down the PWM signals, when the output voltage drops below 0.4 V .

## Under-Voltage Lockout

The under-voltage lockout circuit assures that the MOSFET driver outputs remain in the off state whenever the supply voltage drops below set parameters. Lockout occurs if Vc or Vcc fall below 3.3 V and 4.2 V respectively. Normal operation resumes once Vc and Vcc rise above the set values.

## Shutdown

The converter can be shutdown by pulling the soft-start pin below 0.4 V . This can be easily done by using an external small signal transistor. During shutdown the control MOSFET driver is turned off and the synchronous MOSFET driver is turned on.

## THEORY OF OPERATION

## Soft-Start

The IR3637 has a programmable soft-start to control the output voltage rise and limit the current surge at the startup. To ensure correct start-up, the soft-start sequence initiates when the Vc and Vcc rise above their threshold ( 3.3 V and 4.2 V respectively) and generates the Power On Reset (POR) signal. Soft-start function operates by sourcing an internal current to charge an external capacitor to about 3V. Initially, the soft-start function clamps the E/A's output of the PWM converter and disables the short circuit protection. During the power up, the output starts at zero and voltage at Fb is below 0.4 V . The feedback UVLO is disabled during this time by injecting a current $(64 \mu \mathrm{~A})$ into the Fb . This generates a voltage about $1.6 \mathrm{~V}(64 \mu \mathrm{~A} \times 25 \mathrm{~K})$ across the negative input of $\mathrm{E} /$ A and positive input of the feedback UVLO comparator (see Figure 3).
The magnitude of this current is inversely proportional to the voltage at soft-start pin.

The $20 \mu \mathrm{~A}$ current source starts to charge up the external capacitor. In the mean time, the soft-start voltage ramps up, the current flowing into Fb pin starts to decrease linearly and so does the voltage at the positive pin of feedback UVLO comparator and the voltage negative input of $E / A$.

When the soft-start capacitor is around 1 V , the current flowing into the Fb pin is approximately $32 \mu \mathrm{~A}$. The voltage at the positive input of the E/A is approximately:

$$
32 \mu \mathrm{~A} \times 25 \mathrm{~K}=0.8 \mathrm{~V}
$$

The E/A will start to operate and the output voltage starts to increase. As the soft-start capacitor voltage continues to go up, the current flowing into the Fb pin will keep decreasing. Because the voltage at pin of $E / A$ is regulated to reference voltage 0.8 V , the voltage at the Fb is:

$$
V_{\text {FB }}=0.8-25 \mathrm{~K} \times(\text { Injected Current })
$$

The feedback voltage increases linearly as the injecting current goes down. The injecting current drops to zero when soft-start voltage is around 2 V and the output voltage goes into steady state.

As shown in Figure 4, the positive pin of feedback UVLO comparator is always higher than 0.4 V , therefore, feedback UVLO is not functional during soft-start.


Figure 3 - Soft-start circuit for IR3637.
The output start-up time is the time period when softstart capacitor voltage increases from 1 V to 2 V . The startup time will be dependent on the size of the external soft-start capacitor. The start-up time can be estimated by:
$25 \mu \mathrm{~A} \times$ Tstart $/ \mathrm{Css}=2 \mathrm{~V}-1 \mathrm{~V}$
For a given start up time, the soft-start capacitor can be estimated as:

$$
\mathrm{Css} \cong 25 \mu \mathrm{~A} \times \mathrm{Tstart} / 1 \mathrm{~V}
$$



Figure 4 - Theoretical operational waveforms during soft-start.

## APPLICATION INFORMATION

## Design Example:

The following example is a typical application for IR3637. Appliaction circuit is shown in page 12.

```
\(\mathrm{V}_{\mathrm{in}}=\mathrm{Vcc}=5 \mathrm{~V}\)
\(\mathrm{Vc}=12 \mathrm{~V}\)
\(V_{\text {out }}=1.8 \mathrm{~V}\)
lout \(=6\) A
\(\Delta\) Vout \(=50 \mathrm{mV}\)
\(\mathrm{F}_{\mathrm{s}}=400 \mathrm{kHz}\)
```


## Output Voltage Programming

Output voltage is programmed by reference voltage and external voltage divider. The Fb pin is the inverting input of the error amplifier, which is internally referenced to 0.8 V . The divider is ratioed to provide 0.8 V at the Fb pin when the output is at its desired value. The output voltage is defined by using the following equation:

$$
\begin{equation*}
V_{\text {OUT }}=V_{\text {REF }} \times\left(1+\frac{R_{6}}{R_{5}}\right) \tag{1}
\end{equation*}
$$

When an external resistor divider is connected to the output as shown in Figure 5.


Figure 5 - Typical application of the IR3637 for programming the output voltage.

Equation (1) can be rewritten as:

$$
R_{6}=R_{5} \times\left(\frac{V_{\text {OUT }}}{V_{\text {REF }}}-1\right)
$$

Choose $\mathrm{R}_{5}=1 \mathrm{~K} \Omega$
This will result to $\mathrm{R}_{6}=1.25 \mathrm{~K} \Omega$
If the high value feedback resistors are used, the input bias current of the Fb pin could cause a slight increase in output voltage. The output voltage set point can be more accurate by using precision resistor.

## Soft-Start Programming

The soft-start timing can be programmed by selecting the soft-start capacitance value. The start-up time of the converter can be calculated by using:

$$
\begin{equation*}
\mathrm{Css} \cong 25 \times \mathrm{t}_{\text {start }} \quad(\mu \mathrm{F}) \tag{2}
\end{equation*}
$$

Where tstart is the desired start-up time (ms)

For a start-up time of 4 ms , the soft-start capacitor will be $0.1 \mu \mathrm{~F}$. Choose a ceramic capacitor at $0.1 \mu \mathrm{~F}$.

## Boost Supply for Single 5V appliaction

To drive the high side switch, it is necessary to supply a gate voltage at least 4 V grater than the bus voltage. This is achieved by using a charge pump configuration as shown in Figure 6. This method is simple and inexpensive. The operation of the circuit is as follows: when the lower MOSFET is turned on, the capacitor (C1) is pulled down to ground and charges, up to $V_{b u s}$ value, through the diode (D1). The bus voltage will be added to this voltage when upper MOSFET turns on in next cycle, and providing supply voltage (Vc) through diode (D2). Vc is approximately:

$$
V_{c} \cong 2 V_{B U S}-\left(V_{D 1}+V_{D 2}\right)
$$

Capacitors in the range of $0.1 \mu \mathrm{~F}$ and $1 \mu \mathrm{~F}$ are generally adequate for most applications. The diode must be a fast recovery device to minimize the amount of charge fed back from the charge pump capacitor into $V_{\text {bus. }}$ The diodes need to be able to block the full power rail voltage, which is seen when the high side MOSFET is switched on. For low voltage application, schottky diodes can be used to minimize forward drop across the diodes at start up.


Figure 6 - Charge pump circuit.

## Input Capacitor Selection

The input filter capacitor should be based on how much ripple the supply can tolerate on the DC input line. The ripple current generated during the on time of upper MOSFET should be provided by input capacitor. The RMS value of this ripple is expressed by:
$I_{\text {RMS }}=$ lout $\sqrt{D \times(1-D)}$
Where:
D is the Duty Cycle, $D=V_{\text {out }} / \mathrm{Vin}$. $I_{\text {RMS }}$ is the RMS value of the input capacitor current. lout is the output current for each channel.

For lout $=6 \mathrm{~A}$ and $\mathrm{D}=0.36$, the $\mathrm{I}_{\mathrm{Rms}}=2.8 \mathrm{~A}$
For higher efficiency, low ESR capacitor is recommended. Two capacitors of Sanyo's TPB series PosCap with $150 \mu \mathrm{~F}, 6.3 \mathrm{~V}, 40 \mathrm{~m} \Omega \mathrm{ESR}$ and 1.4 A ripple current will meet the ripple current requirement.

## Inductor Selection

The inductor is selected based on output power, operating frequency and efficiency requirements. Low inductor value causes large ripple current, resulting in the smaller size, faster response to a load transient but poor efficiency and high output noise. Generally, the selection of inductor value can be reduced to desired maximum ripple current in the inductor ( $\Delta \mathrm{i}$ ). The optimum point is usually found between $20 \%$ and $50 \%$ ripple of the output current.

For the buck converter, the inductor value for desired operating ripple current can be determined using the following relation:
$\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}=\mathrm{L} \times \frac{\Delta \mathrm{i}}{\Delta \mathrm{t}} ; \Delta \mathrm{t}=\mathrm{D} \times \frac{1}{\mathrm{f}_{\mathrm{S}}} ; \mathrm{D}=\frac{\mathrm{V}_{\text {out }}}{\mathrm{V}_{\text {IN }}}$
$L=\left(V_{\text {IN }}-V_{\text {OUT }}\right) \times \frac{\text { Vout }^{V_{\text {IN }} \times \Delta i \times f_{S}}}{\text { I }}$
Where:
VIN $=$ Maximum Input Voltage
Vout $=$ Output Voltage
$\Delta \mathrm{i}=$ Inductor Ripple Current
$\mathrm{fs}_{\mathrm{s}}=$ Switching Frequency
$\Delta t=$ Turn On Time
D = Duty Cycle
If $\Delta i=40 \%$ (lo), then the output inductor will be:
$\mathrm{L}=1.2 \mu \mathrm{H}$
The Coilcraft DO3316 series provides a range of inductors in different values, low profile suitable for large currents, $1.5 \mu \mathrm{H}, 8 \mathrm{~A}$ (Isat) is a good choice for this application.

## Output Capacitor Selection

The criteria to select the output capacitor is normally based on the value of the Effective Series Resistance (ESR). In general, the output capacitor must have low enough ESR to meet output ripple and load transient requirements, yet have high enough ESR to satisfy stability requirements.

The ESR of the output capacitor is calculated by the following relationship:

$$
\begin{equation*}
\mathrm{ESR} \leq \frac{\Delta \mathrm{V}_{\mathrm{o}}}{\Delta \mathrm{lo}} \tag{4}
\end{equation*}
$$

Where:
$\Delta \mathrm{V}_{\mathrm{o}}=$ Output Voltage Ripple
$\Delta \mathrm{lo}=$ Inductor Ripple Current
$\Delta \mathrm{Vo}=50 \mathrm{mV}$ and $\Delta \mathrm{lo}=2.4 \mathrm{~A}$
Results to ESR=20.8m $\Omega$
The Sanyo TPB series, PosCap capacitor is a good choice. The 6TPB150M $150 \mu \mathrm{~F}, 6.3 \mathrm{~V}$ has an ESR $40 \mathrm{~m} \Omega$. Selecting two of these capacitors in parallel, results to an ESR of $\cong 20 \mathrm{~m} \Omega$ which achieves our low ESR goal.

## Power MOSFET Selection

The IR3637 uses two N-Channel MOSFETs. The selections criteria to meet power transfer requirements is based on maximum drain-source voltage (VDss), gatesource drive voltage (VGs), maximum output current, Onresistance Ros(on) and thermal management.

The MOSFET must have a maximum operating voltage (Voss) exceeding the maximum input voltage (Vin).

The gate drive requirement is almost the same for both MOSFETs. Logic-level transistor can be used and caution should be taken with devices at very low $\mathrm{V}_{\mathrm{gs}}$ to prevent undesired turn-on of the complementary MOSFET, which results a shoot-through current.

The total power dissipation for MOSFETs includes conduction and switching losses. For the Buck converter the average inductor current is equal to the DC load current. The conduction loss is defined as:
$P_{\text {cond }}\left(\right.$ Upper Switch) $=I_{\text {LOAd }}^{2} \times \operatorname{RdS}($ on $) \times D \times \vartheta$
PCOND $($ Lower Switch $)=$ lioad $_{2} \times \operatorname{RDS(on)} \times(1-\mathrm{D}) \times \vartheta$
$\vartheta=$ Rds(on) Temperature Dependency
The Rds(on) temperature dependency should be considered for the worst case operation. This is typically given in the MOSFET data sheet. Ensure that the conduction losses and switching losses do not exceed the package ratings or violate the overall thermal budget.

For this design, IRF8910 is a good choice. The device provides two N-MOSFETs in a compact SOIC 8-Pin package.

The IRF8910 has the following data:

```
Vdss=20V
ld = 10A
Rds(onh)=18.3\Omega@ VGs=4.5V (Lower FET)
Rds(on)=13.4\Omega@ Vgs=10V (Upper FET)
```

The total conduction losses will be:
$\mathrm{P}_{\operatorname{con} \text { (total) }}=\mathrm{P}_{\operatorname{con}}$ (Upper Switch) $+\mathrm{P}_{\operatorname{con}}$ (Lower Switch)
$\vartheta=1.4$ according to the IRF8910 data sheet for
$150^{\circ} \mathrm{C}$ junction temperature
$P \operatorname{con}($ total $)=0.83 \mathrm{~W}$
The switching loss is more difficult to calculate, even though the switching transition is well understood. The reason is the effect of the parasitic components and switching times during the switching procedures such as turn-on / turnoff delays and rise and fall times. The control MOSFET contributes to the majority of the switching losses in synchronous Buck converter. The synchronous MOSFET turns on under zero voltage conditions, therefore, the turn on losses for synchronous MOSFET can be neglected. With a linear approximation, the total switching loss can be expressed as:

$$
\begin{equation*}
\mathrm{P}_{\mathrm{sw}}=\frac{\mathrm{V}_{\mathrm{DS}(\mathrm{OFF})}}{2} \times \frac{\mathrm{tr}_{\mathrm{r}}+\mathrm{t}_{\mathrm{f}}}{\mathrm{~T}} \times \mathrm{I}_{\text {LOAD }} \tag{6}
\end{equation*}
$$

Where:
VDs(OFF) $=$ Drain to Source Voltage at off time
tr = Rise Time
tf $=$ Fall Time
$\mathrm{T}=$ Switching Period
ILoad = Load Current
The switching time waveform is shown in figure 7 .


Figure 7 - Switching time waveforms.
From IRF8910 data sheet:

$$
\begin{aligned}
& \mathrm{tr}=10 \mathrm{~ns} \\
& \mathrm{tf}=4.1 \mathrm{~ns}
\end{aligned}
$$

These values are taken under a certain condition test. For more detail please refer to the IRF8910 data sheet.

By using equation (6), we can calculate the switching losses.

$$
\text { Psw }=95 \mathrm{~mW}
$$

## Feedback Compensation

The IR3637 is a voltage mode controller; the control loop is a single voltage feedback path including error amplifier and error comparator. To achieve fast transient response and accurate output regulation, a compensation circuit is necessary. The goal of the compensation network is to provide a closed loop transfer function with the highest 0 dB crossing frequency and adequate phase margin (greater than $45^{\circ}$ ).

The output LC filter introduces a double pole, $-40 \mathrm{~dB} /$ decade gain slope above its corner resonant frequency, and a total phase lag of $180^{\circ}$ (see Figure 8). The Resonant frequency of the LC filter expressed as follows:

$$
\begin{equation*}
F_{L C}=\frac{1}{2 \pi \times \sqrt{\text { Lo } \times \mathrm{Co}_{\circ}}} \tag{7}
\end{equation*}
$$

Figure 8 shows gain and phase of the LC filter. Since we already have $180^{\circ}$ phase shift just from the output filter, the system risks being unstable.



Figure 8-Gain and phase of LC filter.
The IIR3637's error amplifier is a differential-input transconductance amplifier. The output is available for DC gain control or AC phase compensation.

The E/A can be compensated with or without the use of local feedback. When operated without local feedback the transconductance properties of the E/A become evident and can be used to cancel one of the output filter poles. This will be accomplished with a series RC circuit from Comp pin to ground as shown in Figure 9.

Note that this method requires that the output capacitor should have enough ESR to satisfy stability requirements. In general the output capacitor's ESR generates a zero typically at 5 kHz to 50 kHz which is essential for an acceptable phase margin.

The ESR zero of the output capacitor expressed as follows:

$$
\begin{equation*}
\mathrm{F}_{\mathrm{ESR}}=\frac{1}{2 \pi \times \mathrm{ESR} \times \mathrm{Co}} \tag{8}
\end{equation*}
$$




Figure 9-Compensation network without local feedback and its asymptotic gain plot.

The transfer function (Ve / Vout) is given by:

$$
\begin{equation*}
H(s)=\left(g_{m} \times \frac{R_{5}}{R_{6}+R_{5}}\right) \times \frac{1+s R_{4} C_{9}}{s C_{9}} \tag{9}
\end{equation*}
$$

The (s) indicates that the transfer function varies as a function of frequency. This configuration introduces a gain and zero, expressed by:

$$
\begin{align*}
& |H(s)|=g_{m} \times \frac{R_{5}}{R_{6} \times R_{5}} \times R_{4}  \tag{10}\\
& F_{z}=\frac{1}{2 \pi \times R_{4} \times C_{9}}
\end{align*}
$$

The gain is determined by the voltage divider and $E / A$ 's transconductance gain.

First select the desired zero-crossover frequency (Fo):

$$
\text { Fo }>\text { FESR } \text { and Fo } \leq(1 / 5 \sim 1 / 10) \times \text { fs }
$$

Use the following equation to calculate R4:

$$
\begin{equation*}
R_{4}=\frac{V_{\text {osc }}}{V_{\text {IN }}} \times \frac{\mathrm{Fo}_{0} \times \mathrm{F}_{\text {ESR }}}{{\mathrm{F} \mathrm{LC}^{2}}^{2}} \times \frac{\mathrm{R}_{5}+\mathrm{R}_{6}}{R_{5}} \times \frac{1}{\mathrm{~g}_{\mathrm{m}}} \tag{12}
\end{equation*}
$$

Where:
$\mathrm{V}_{\mathbb{N}}=$ Maximum Input Voltage
Vosc = Oscillator Ramp Voltage
Fo = Crossover Frequency
FESR = Zero Frequency of the Output Capacitor
FLc = Resonant Frequency of the Output Filter
$\mathrm{R}_{5}$ and $\mathrm{R}_{6}=$ Resistor Dividers for Output Voltage Programming
$\mathrm{g}_{\mathrm{m}}=$ Error Amplifier Transconductance
For:
$\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$
Vosc $=1.25 \mathrm{~V}$
$\mathrm{Fo}=40 \mathrm{kHz}$
$\mathrm{F}_{\text {ESR }}=26.5 \mathrm{kHz}$
$\mathrm{F}_{\mathrm{Lc}}=7.50 \mathrm{kHz}$
$\mathrm{R}_{5}=1 \mathrm{~K}$
$\mathrm{R}_{6}=1.25 \mathrm{~K}$
$\mathrm{g}_{\mathrm{m}}=600 \mu \mathrm{mho}$
This results to $\mathrm{R}_{4}=16.06 \mathrm{~K} \Omega$. Choose $\mathrm{R}_{4}=16 \mathrm{~K} \Omega$
To cancel one of the LC filter poles, place the zero before the LC filter resonant frequency pole:

$$
\begin{align*}
& \mathrm{Fz} \cong 75 \% \mathrm{FLC} \\
& \mathrm{Fz} \cong 0.75 \times \frac{1}{2 \pi \sqrt{\text { Lo } \times \mathrm{Co}}} \tag{133}
\end{align*}
$$

For:

$$
\begin{aligned}
& \mathrm{Lo}=1.5 \mu \mathrm{H} \\
& \mathrm{Co}=300 \mu \mathrm{~F} \\
& \mathrm{Fz}_{\mathrm{z}}=5.6 \mathrm{kHz} \\
& \mathrm{R}_{4}=16 \mathrm{~K} \Omega
\end{aligned}
$$

Using equations (11) and (13) to calculate $\mathrm{C}_{9}$, we get:

$$
\begin{aligned}
& \mathrm{C}_{9}=1.77 \mathrm{nF} \\
& \text { Choose } \mathrm{C}_{9}=1.8 \mathrm{nF}
\end{aligned}
$$

One more capacitor is sometimes added in parallel with $\mathrm{C}_{9}$ and $\mathrm{R}_{4}$. This introduces one more pole which is mainly used to supress the switching noise. The additional pole is given by:

$$
\mathrm{F}_{\mathrm{P}}=\frac{1}{2 \pi \times \mathrm{R}_{4} \times \frac{\mathrm{C}_{9} \times \mathrm{CPoLE}}{\mathrm{C}_{9}+\mathrm{CPOLE}}}
$$

The pole sets to one half of switching frequency which results in the capacitor Cpole:

$$
\begin{aligned}
& C_{\text {POLE }}=\frac{1}{\pi \times R_{4} \times f_{s}-\frac{1}{C_{9}}} \cong \frac{1}{\pi \times R_{4} \times f_{s}} \\
& \text { for } F_{p} \ll \frac{\mathrm{f}_{\mathrm{s}}}{2}
\end{aligned}
$$

For a general solution for unconditionally stability for any type of output capacitors, in a wide range of ESR values we should implement local feedback with a compensation network. The typically used compensation network for voltage-mode controller is shown in Figure 10.


Figure 10 - Compensation network with local feedback and its asymptotic gain plot.

In such configuration, the transfer function is given by:

$$
\frac{V_{e}}{V_{\text {out }}}=\frac{1-g_{m} Z_{f}}{1+g_{m} Z_{I N}}
$$

The error amplifier gain is independent of the transconductance under the following condition:

$$
\begin{equation*}
g_{m} Z_{t} \gg 1 \quad \text { and } \quad g_{m} Z_{\mathbb{I N}} \gg 1 \tag{14}
\end{equation*}
$$

By replacing $\mathrm{Z}_{\mathbb{N}}$ and $\mathrm{Z}_{\mathrm{f}}$ according to Figure 7, the transformer function can be expressed as:
$H(s)=\frac{1}{s_{6}\left(\mathrm{C}_{12}+\mathrm{C}_{11}\right)} \times \frac{\left(1+\mathrm{sR}_{7} \mathrm{C}_{11}\right) \times\left[1+\mathrm{sC}_{10}\left(\mathrm{R}_{6}+\mathrm{R}_{8}\right)\right]}{\left[1+\mathrm{sR}_{7}\left(\frac{\mathrm{C}_{12} \times \mathrm{C}_{11}}{\mathrm{C}_{12}+\mathrm{C}_{11}}\right)\right] \times\left(1+\mathrm{sR}_{8} \mathrm{C}_{10}\right)}$
As known, transconductance amplifier has high impedance (current source) output, therefore, consider should be taken when loading the E/A output. It may exceed its source/sink output current capability, so that the amplifier will not be able to swing its output voltage over the necessary range.

The compensation network has three poles and two zeros and they are expressed as follows:
$\mathrm{F}_{\mathrm{P} 1}=0$
$\mathrm{F}_{\mathrm{P} 2}=\frac{1}{2 \pi \times \mathrm{R}_{8} \times \mathrm{C}_{10}}$

$$
\mathrm{F}_{\mathrm{P} 3}=\frac{1}{2 \pi \times \mathrm{R}_{7} \times\left(\frac{\mathrm{C}_{12} \times \mathrm{C}_{11}}{\mathrm{C}_{12}+\mathrm{C}_{11}}\right)} \cong \frac{1}{2 \pi \times \mathrm{R}_{7} \times \mathrm{C}_{12}}
$$

$\mathrm{F}_{\mathrm{z1}}=\frac{1}{2 \pi \times \mathrm{R}_{7} \times \mathrm{C}_{11}}$
$F_{z 2}=\frac{1}{2 \pi \times \mathrm{C}_{10} \times\left(\mathrm{R}_{6}+\mathrm{R}_{8}\right)} \cong \frac{1}{2 \pi \times \mathrm{C}_{10} \times \mathrm{R}_{6}}$
Cross Over Frequency:
$\mathrm{F}_{\mathrm{o}}=\mathrm{R}_{7} \times \mathrm{C}_{10} \times \frac{\mathrm{V}_{\text {IN }}}{\mathrm{V}_{\text {osc }}} \times \frac{1}{2 \pi \times \text { Lo } \times \text { Co }}$
Where:
Vin = Maximum Input Voltage
Vosc = Oscillator Ramp Voltage
Lo = Output Inductor
Co = Total Output Capacitors
The stability requirement will be satisfied by placing the poles and zeros of the compensation network according to following design rules. The consideration has been taken to satisfy condition (14) regarding transconductance error amplifier.

1) Select the crossover frequency:

Fo < FESR and Fo $\leq(1 / 10 \sim 1 / 6) \times$ fs
2) Select $R_{7}$, so that $R_{7} \gg \frac{2}{g m}$
3) Place first zero before LC's resonant frequency pole.
$\mathrm{Fz}_{\mathrm{z} 1} \cong 75 \% \mathrm{FLc}$
$\mathrm{C}_{11}=\frac{1}{2 \pi \times \mathrm{F}_{21} \times \mathrm{R}_{7}}$
4) Place third pole at the half of the switching frequency.
$\mathrm{F}_{\mathrm{P} 3}=\frac{\mathrm{fs}}{2}$
$\mathrm{C}_{12}=\frac{1}{2 \pi \times \mathrm{R}_{7} \times \mathrm{FP}_{3}}$
$\mathrm{C}_{12}>50 \mathrm{pF}$
If not, change $\mathrm{R}_{7}$ selection.
5) Place $\mathrm{R}_{7}$ in (15) and calculate $\mathrm{C}_{10}$ :
$\mathrm{C}_{10} \leq \frac{2 \pi \times \mathrm{Lo} \times \mathrm{Fo} \times \mathrm{Co}}{\mathrm{R}_{7}} \times \frac{\mathrm{V}_{\text {osc }}}{\mathrm{V}_{\text {IN }}}$
6) Place second pole at the ESR zero.
$\mathrm{F}_{\mathrm{P} 2}=\mathrm{F}_{\mathrm{ESR}}$
$\mathrm{R}_{8}=\frac{1}{2 \pi \times \mathrm{C}_{10} \times \mathrm{F}_{\mathrm{P} 2}}$
Check if $\mathrm{R}_{8}>\frac{1}{\mathrm{gm}}$
If $R_{8}$ is too small, increase $R_{7}$ and start from step 2.
7) Place second zero around the resonant frequency. $\mathrm{F}_{\mathrm{z2}}=\mathrm{F} \mathrm{LC}$
$R_{6}=\frac{1}{2 \pi \times C_{10} \times F_{z 2}}-R_{8}$
8) Use equation (1) to calculate $\mathrm{R}_{5}$.

$$
R_{5}=\frac{V_{\text {REF }}}{V_{\text {OUT }}-V_{\text {REF }}} \times R_{6}
$$

These design rules will give a crossover frequency approximately one-tenth of the switching frequency. The higher the band width, the potentially faster the load transient speed. The gain margin will be large enough to provide high DC-regulation accuracy (typically -5dB to 12 dB ). The phase margin should be greater than $45^{\circ}$ for overall stability.

Based on the frequency of the zero generated by ESR versus crossover frequency, the compensation type can be different. The table below shows the compensation type and location of crossover frequency.

| Compensator Type | Location of Zero <br> Crossover Frequency ( F ) | Typical Output Capacitor |
| :---: | :---: | :---: |
| Type II (PI) | $\mathrm{F}_{\text {LC }}<\mathrm{F}_{\text {ESR }}<\mathrm{Fog}^{\text {c }}$ S $/ 2$ | Electrolytic, Tantalum |
| Type III (PID) | $\mathrm{F}_{\text {LC }}<\mathrm{Fo}_{\mathrm{o}}<\mathrm{F}_{\text {ESR }}<\mathrm{fs}^{\prime} / 2$ | Tantalum, |
| Type III (PID) Method B | $\mathrm{F}_{\text {LC }}<\mathrm{FO}_{\text {O }} \mathrm{f} / 2<\mathrm{F}_{\text {ESR }}$ | Ceramic |

Table - The compensation type and location of zero crossover frequency.

Detail information is dicussed in application Note AN1043 which can be downloaded from the IR Web-Site.

All design should be tested for stability to verify the calculated values.

## Layout Consideration

The layout is very important when designing high frequency switching converters. Layout will affect noise pickup and can cause a good design to perform with less than expected results.
Start to place the power components, make all the connection in the top layer with wide, copper filled areas. The inductor, output capacitor and the MOSFET should be close to each other as possible. This helps to reduce the EMI radiated by the power traces due to the high switching currents through them. Place input capacitor directly to the drain of the high-side MOSFET, to reduce the ESR replace the single input capacitor with two parallel units. The feedback part of the system should be kept away from the inductor and other noise sources, and be placed close to the IC. In multilayer PCB use one layer as power ground plane and have a control circuit ground (analog ground), to which all signals are referenced. The goal is to localize the high current path to a separate loop that does not interfere with the more sensitive analog control function. These two grounds must be connected together on the PC board layout at a single point.

## TYPICAL APPLICATION

Two Supplies Application: Vc=12V, Vin=Vcc=5V to 1.8V @ 6A


Figure 11 - Typical Application for IR3637.

## TYPICAL APPLICATION

Single 5V Application


Figure 12 - Typical application for single 5V

## TYPICAL APPLICATION

Two Supplies Application, Vcc=Vc=12V, Vin=5V


Figure 13 - Typical application using 12 V for biasing both Vcc and Vc and 5 V for Bus Voltage
For proper start up the 5 V rail needs to start before 12 V

International
IsR Rectifier
TYPICAL OPERATING CHARACTERISTICS







## TYPICAL OPERATING CHARACTERISTICS







## International <br> IgR Rectifier

## TYPICAL PERFORMANCE CURVES

Test Conditions:
Vcc=Vin=5V, Vc=12V, Vout=1.8V, lout=0-7A, Ta=Room Temp, No Air Flow. Unless otherwise specified.


Figure 14 - Start up waveforms Ch1: Vin=Vcc, Ch2: Vc, Ch3: Vss, Ch4: Vout


Figure 16-Gates waveforms
Ch1: Hdrv, Ch2: Ldrv, Ch4: Inductor Current ILoad=5A


Figure 15 - Start up waveforms Ch1: Vin=Vcc, Ch3: Vss, Ch4: Vout

Figure 17-Gates waveforms
Ch1: Hdrv, Ch2: Ldrv, Ch3: Inductor Point ILoad=5A

## TYPICAL OPERATING WAVEFORMS

Test Conditions:
Vcc=Vin=5V, Vc=12V, Vout=1.8V, Iout=0-7A, Ta=Room Temp, No Air Flow. Unless otherwise specified.


Figure 18 - Shutdown by shorting the SS pin
Ch1: Hdrv, Ch2: Ldrv, Ch3:SS
ILoad=5A


Figure 20 - Load Transient (0-5A) Ch1: Vout, Ch4: Step Load Current


Figure 19 - Output Voltage Ripple Ch1: Vout, Ch4: Inductor Current ILoad=5A


Figure 21-Load Transient (5-0A) Ch1: Vout, Ch4: Step Load Current

## TYPICAL PERFORMANCE CURVES

Test Conditions:
Vcc=Vin=5V, Vc=12V, Vout=1.8V, lout=0-8A, Ta=Room Temp, No Air Flow. Unless otherwise specified.


Figure 22 - Efficiency using IRF8910 Dual MOSFET

## (S) SOIC Package

## 8-Pin Surface Mount, Narrow Body



| 8-PIN |  |  |
| :---: | :---: | :---: |
| SYMBOL | MIN | MAX |
| A | 4.80 | 4.98 |
| B | 1.27 BSC |  |
| C | 0.53 REF |  |
| D | 0.36 | 0.46 |
| E | 3.81 | 3.99 |
| F | 1.52 | 1.72 |
| G | 0.10 | 0.25 |
| H | $7^{\circ}$ BSC |  |
| I | 0.19 | 0.25 |
| J | 5.80 | 6.20 |
| K | $0^{\circ}$ | $8^{\circ}$ |
| L | 0.41 | 1.27 |
| T | 1.37 | 1.57 |

NOTE: ALL MEASUREMENTS ARE IN MILLIMETERS.

