


# 3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM

#### **Features**

- · True Dual-Ported memory cells which allow simultaneous access of the same memory location
- 6 Flow-Through/Pipelined devices
  - 32K x 8/9 organizations (CY7C09079V/179V)
  - 64K x 8/9 organizations (CY7C09089V/189V)
  - 128K x 8/9 organizations (CY7C09099V/199V)
- 3 Modes
  - Flow-Through
  - Pipelined
  - Burst
- · Pipelined output mode on both ports allows fast 100-MHz operation
- 0.35-micron CMOS for optimum speed/power

- High-speed clock to data access 6.5<sup>[1, 2]</sup>/7.5<sup>[2]</sup>/9/12 ns (max.)
- 3.3V low operating power
  - Active= 115 mA (typical)
  - Standby= 10 μA (typical)
- Fully synchronous interface for easier operation
- · Burst counters increment addresses internally
  - Shorten cycle times
  - Minimize bus noise
  - Supported in Flow-Through and Pipelined modes
- · Dual Chip Enables for easy depth expansion
- Automatic power-down
- Commercial and Industrial temperature ranges
- Available in 100-pin TQFP



#### Notes:

- Call for availability. See page 6 for Load Conditions.  $I/O_0-I/O_7$  for x8 devices;  $I/O_0-I/O_8$  for x9 devices.

A<sub>0</sub>-A<sub>14</sub> for 32K; A<sub>0</sub>-A<sub>15</sub> for 64K; and A<sub>0</sub>-A<sub>16</sub> for 128K devices.

For the most recent information, visit the Cypress web site at www.cypress.com



### **Functional Description**

The CY7C09079V/89V/99V and CY7C09179V/89V/99V are high-speed synchronous CMOS 32K, 64K, and 128K x 8/9 dual-port static RAMs. Two ports are provided, permitting independent, simultaneous access for reads and writes to any location in memory. [5] Registers on control, address, and data lines allow for minimal set-up and hold times. In pipelined output mode, data is registered for decreased cycle time. Clock to data valid  $t_{CD2}$  = 6.5 ns<sup>[1, 2]</sup> (pipelined). Flow-through mode can also be used to bypass the pipelined output register to eliminate access latency. In flow-through mode data will be available  $t_{CD1}$  = 18 ns after the address is clocked into the device. Pipelined output or flow-through mode is selected via the FT/Pipe pin.


Each port contains a burst counter on the input address register. The internal write pulse width is independent of the LOW-to-HIGH transition of the clock signal. The internal write pulse is self-timed to allow the shortest possible cycle times.

A HIGH on CE<sub>0</sub> or LOW on CE<sub>1</sub> for one clock cycle will power down the internal circuitry to reduce the static power consumption. The use of multiple Chip Enables allows easier banking of multiple chips for depth expansion configurations. In the pipelined mode, one cycle is required with  $\overline{\text{CE}}_0$  LOW and  $\text{CE}_1$ HIGH to reactivate the outputs.

Counter enable inputs are provided to stall the operation of the address input and utilize the internal address generated by the internal counter for fast interleaved memory applications. A port's burst counter is loaded with the port's Address Strobe (ADS). When the port's Count Enable (CNTEN) is asserted, the address counter will increment on each LOW-to-HIGH transition of that port's clock signal. This will read/write one word from/into each successive address location until CNTEN is deasserted. The counter can address the entire memory array and will loop back to the start. Counter Reset (CNTRST) is used to reset the burst counter.

All parts are available in 100-pin Thin Quad Plastic Flatpack (TQFP) packages.


### **Pin Configurations**



- When writing simultaneously to the same location, the final value cannot be guaranteed.
- This pin is NC for CY7C09079V.
  This pin is NC for CY7C09079V and CY7C09089V.
- For CY7C09079V and CY7C09089V, pin #23 connected to V<sub>CC</sub> is pin compatible with an IDT 5V x8 pipelined device; connecting pin #23 and #53 to GND is pin compatible with an IDT 5V x16 flow-through device.



### Pin Configurations (continued)



#### **Selection Guide**

	CY7C09079V/89V/99V CY7C09179V/89V/99V -6 <sup>[1, 2]</sup>	CY7C09079V/89V/99V CY7C09179V/89V/99V -7 <sup>[2]</sup>	CY7C09079V/89V/99V CY7C09179V/89V/99V -9	CY7C09079V/89V/99V CY7C09179V/89V/99V -12
f <sub>MAX2</sub> (MHz) (Pipelined)	100	83	67	50
Max. Access Time (ns) (Clock to Data, Pipelined)	6.5	7.5	9	12
Typical Operating Current I <sub>CC</sub> (mA)	175	155	135	115
Typical Standby Current for I <sub>SB1</sub> (mA) (Both Ports TTL Level)	25	25	20	20
Typical Standby Current for I <sub>SB3</sub> (μA) (Both Ports CMOS Level)	10 μΑ	10 μΑ	10 μΑ	10 μΑ

- This pin is NC for CY7C09179V.
   This pin is NC for CY7C09179V and CY7C09189V.



### **Pin Definitions**

Left Port	Right Port	Description				
A <sub>0L</sub> -A <sub>16L</sub>	A <sub>0R</sub> -A <sub>16R</sub>	Address Inputs (A <sub>0</sub> –A <sub>14</sub> for 32K; A <sub>0</sub> –A <sub>15</sub> for 64K; and A <sub>0</sub> –A <sub>16</sub> for 128K devices).				
ADS <sub>L</sub>	ADS <sub>R</sub>	Address Strobe Input. Used as an address qualifier. This signal should be asserted LOW to access the part using an externally supplied address. Asserting this signal LOW also loads the burst counter with the address present on the address pins.				
CE <sub>0L</sub> ,CE <sub>1L</sub>	CE <sub>0R</sub> ,CE <sub>1R</sub>	Chip Enable Input. To select either the left or right port, both $\overline{CE}_0$ AND $CE_1$ must be asserted to their active states ( $\overline{CE}_0 \le V_{IL}$ and $CE_1 \ge V_{IH}$ ).				
CLK <sub>L</sub>	CLK <sub>R</sub>	Clock Signal. This input can be free running or strobed. Maximum clock input rate is f <sub>MAX</sub> .				
CNTENL	CNTEN <sub>R</sub>	Counter Enable Input. Asserting this signal LOW increments the burst address counter of its respective port on each rising edge of CLK. CNTEN is disabled if ADS or CNTRST are asserted LOW.				
CNTRST <sub>L</sub>	CNTRST <sub>R</sub>	Counter Reset Input. Asserting this signal LOW resets the burst address counter of its respective port to zero. CNTRST is not disabled by asserting ADS or CNTEN.				
I/O <sub>0L</sub> –I/O <sub>8L</sub>	I/O <sub>0R</sub> –I/O <sub>8R</sub>	Data Bus Input/Output (I/O <sub>0</sub> –I/O <sub>7</sub> for x8 devices; I/O <sub>0</sub> –I/O <sub>8</sub> for x9 devices).				
ŌĒL	ŌĒ <sub>R</sub>	Output Enable Input. This signal must be asserted LOW to enable the I/O data pins during read operations.				
R/W <sub>L</sub>	R/W <sub>R</sub>	Read/Write Enable Input. This signal is asserted LOW to write to the dual port memory array. For read operations, assert this pin HIGH.				
FT/PIPE <sub>L</sub>	FT/PIPE <sub>R</sub>	Flow-Through/Pipelined Select Input. For flow-through mode operation, assert this pin LOW. For pipelined mode operation, assert this pin HIGH.				
GND		Ground Input.				
NC		No Connect.				
V <sub>CC</sub>		Power Input.				

### **Maximum Ratings**

Outputs in High Z State	0.5V to V <sub>CC</sub> +0.5V
DC Input Voltage	0.5V to V <sub>CC</sub> +0.5V

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage	.>2001V
Latch-Up Current	>200mA

# **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	$3.3V\pm300~\text{mV}$
Industrial	–40°C to +85°C	$3.3V\pm300~\text{mV}$



# **Electrical Characteristics** Over the Operating Range

				CY7C09079V/89V/99V CY7C09179V/89V/99V											
				<b>-6</b> <sup>[1, 2]</sup>	]		<b>-7</b> <sup>[2]</sup>			-9		-12			
Parameter	Description		Min.	Тур.	Мах.	Min.	Typ.	Мах.	Min.	Тур.	Мах.	Min.	Тур.	Мах.	Units
V <sub>OH</sub>	Output HIGH Voltage (V <sub>C0</sub> I <sub>OH</sub> = -4.0 mA)	<sub>C</sub> =Min.,	2.4			2.4			2.4			2.4			V
V <sub>OL</sub>	Output LOW Voltage ( $V_{CO}$ $I_{OH}$ = +4.0 mA)	<sub>5</sub> =Min.,			0.4			0.4			0.4			0.4	V
$V_{IH}$	Input HIGH Voltage		2.0			2.0			2.0			2.0			V
$V_{IL}$	Input LOW Voltage				0.8			0.8			0.8			0.8	V
I <sub>OZ</sub>	Output Leakage Current		-10		10	-10		10	-10		10	-10		10	μΑ
I <sub>CC</sub>	Operating Current	Com'l.		175	320		155	275		135	225		115	205	mA
	(V <sub>CC</sub> =Max., I <sub>OUT</sub> =0 mA) Outputs Disabled	Indust.								185	295				mA
I <sub>SB1</sub>	Standby Current (Both	Com'l.		25	95		25	85		20	65		20	50	mA
	Ports TTL Level) <sup>[11]</sup> $\overline{CE}_L$ & $\overline{CE}_R \ge V_{IH}$ , f=f <sub>MAX</sub>	Indust.								35	75				mA
I <sub>SB2</sub>	Standby Current (One Port TTL Level)[11] CE <sub>L</sub>	Com'l.		115	175		105	165		95	150		85	140	mA
	$\frac{\text{Port IIL Level}}{\text{CE}_{R}} \ge V_{\text{IH}}, \text{ f=f}_{\text{MAX}}$	Indust.								105	160				mA
I <sub>SB3</sub>	Standby Current (Both Ports CMOS Level) <sup>[11]</sup>	Com'l.		10	250		10	250		10	250		10	250	μΑ
	Ports CMOS Level) <sup>[1]</sup> $\overline{CE}_L \& \overline{CE}_R \ge V_{CC} - 0.2V$ , f=0	Indust.								10	250				μΑ
I <sub>SB4</sub>	Standby Current (One			105	135		95	125		85	115		75	100	mA
	$\frac{\text{Port CMOS Level})^{[11]}}{\text{CE}_{L} \mid \text{CE}_{R} \ge \text{V}_{\text{IH}}, \text{ f=f}_{\text{MAX}}}$	Indust.							•	95	125				mA


# Capacitance

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1$ MHz,	10	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3V$	10	pF

Note:
11.  $\overline{CE}_L$  and  $\overline{CE}_R$  are internal signals. To select either the left or right port, both  $\overline{CE}_0$  AND  $CE_1$  must be asserted to their active states ( $\overline{CE}_0 \le V_{IL}$  and  $CE_1 \ge V_{IH}$ ).




#### **AC Test Loads**



- (a) Normal Load (Load 1)
- (b) Thévenin Equivalent (Load 1)
- (c) Three-State Delay (Load 2) (Used for t<sub>CKLZ</sub>, t<sub>OLZ</sub>, & t<sub>OHZ</sub> including scope and jig)

## AC Test Loads (Applicable to -6 and -7 only)[12]



(a) Load 1 (-6 and -7 only)



(b) Load Derating Curve

#### Note:

12. Test Conditions: C = 10 pF.




# Switching Characteristics Over the Operating Range

		CY7C09079V/89V/99V CY7C09179V/89V/99V								
		<b>-6</b> [	<b>-6</b> <sup>[1, 2]</sup> <b>-7</b> <sup>[2]</sup>			-:	9	-1	2	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
f <sub>MAX1</sub>	f <sub>Max</sub> Flow-Through		53		45		40		33	MHz
f <sub>MAX2</sub>	f <sub>Max</sub> Pipelined		100		83		67		50	MHz
t <sub>CYC1</sub>	Clock Cycle Time - Flow-Through	19		22		25		30		ns
t <sub>CYC2</sub>	Clock Cycle Time - Pipelined	10		12		15		20		ns
t <sub>CH1</sub>	Clock HIGH Time - Flow-Through	6.5		7.5		12		12		ns
t <sub>CL1</sub>	Clock LOW Time - Flow-Through	6.5		7.5		12		12		ns
t <sub>CH2</sub>	Clock HIGH Time - Pipelined	4		5		6		8		ns
t <sub>CL2</sub>	Clock LOW Time - Pipelined	4		5		6		8		ns
t <sub>R</sub>	Clock Rise Time		3		3		3		3	ns
t <sub>F</sub>	Clock Fall Time		3		3		3		3	ns
t <sub>SA</sub>	Address Set-Up Time	3.5		4		4		4		ns
t <sub>HA</sub>	Address Hold Time	0		0		1		1		ns
t <sub>SC</sub>	Chip Enable Set-Up Time	3.5		4		4		4		ns
t <sub>HC</sub>	Chip Enable Hold Time	0		0		1		1		ns
t <sub>SW</sub>	R/W Set-Up Time	3.5		4		4		4		ns
t <sub>HW</sub>	R/W Hold Time	0		0		1		1		ns
t <sub>SD</sub>	Input Data Set-Up Time	3.5		4		4		4		ns
t <sub>HD</sub>	Input Data Hold Time	0		0		1		1		ns
t <sub>SAD</sub>	ADS Set-Up Time	3.5		4		4		4		ns
t <sub>HAD</sub>	ADS Hold Time	0		0		1		1		ns
t <sub>SCN</sub>	CNTEN Set-Up Time	3.5		4.5		5		5		ns
t <sub>HCN</sub>	CNTEN Hold Time	0		0		1		1		ns
t <sub>SRST</sub>	CNTRST Set-Up Time	3.5		4		4		4		ns
t <sub>HRST</sub>	CNTRST Hold Time	0		0		1		1		ns
t <sub>OE</sub>	Output Enable to Data Valid		8		9		10		12	ns
t <sub>OLZ</sub> [13,14]	OE to Low Z	2		2		2		2		ns
t <sub>OHZ</sub> <sup>[13,14]</sup>	OE to High Z	1	7	1	7	1	7	1	7	ns
t <sub>CD1</sub>	Clock to Data Valid - Flow-Through		15		18		20		25	ns
t <sub>CD2</sub>	Clock to Data Valid - Pipelined		6.5		7.5		9		12	ns
tnc	Data Output Hold After Clock HIGH	2		2		2		2		ns
t <sub>CKHZ</sub> [13,14]	Clock HIGH to Output High Z	2	9	2	9	2	9	2	9	ns
t <sub>CKLZ</sub> [13,14]	Clock HIGH to Output Low Z	2		2		2		2		ns
Port to Port	Delays									
t <sub>CWDD</sub>	Write Port Clock HIGH to Read Data Delay		30		35		40		40	ns
t <sub>CCS</sub>	Clock to Clock Set-Up Time		9		10		15		15	ns


<sup>13.</sup> Test conditions used are Load 2.14. This parameter is guaranteed by design, but it is not production tested.



Read Cycle for Flow-Through Output  $(\overline{\text{FT}}/\text{PIPE} = \text{V}_{\text{IL}})^{[15, 16, 17, 18]}$ 




# Read Cycle for Pipelined Operation (FT/PIPE = V<sub>IH</sub>)<sup>[15, 16, 17, 18]</sup>






Bank Select Pipelined Read<sup>[19, 20]</sup>




Left Port Write to Flow-Through Right Port Read<sup>[21, 22, 23, 24]</sup>




- 19. In this depth expansion example, B1 represents Bank #1 and B2 is Bank #2; Each Bank consists of one Cypress dual-port device from this datasheet. ADDRESS<sub>(B1)</sub> = ADDRESS<sub>(B2)</sub>.
  20. OE and ADS = V<sub>IL</sub>; CE<sub>1(B1)</sub>, CE<sub>1(B2)</sub>, RW, CNTEN, and CNTRST = V<sub>IH</sub>.
  21. The same waveforms apply for a right port write to flow-through left port read.
  22. CE<sub>0</sub> and ADS = V<sub>IL</sub>; CE<sub>1</sub>, CNTEN, and CNTRST = V<sub>IH</sub>.
  23. OE = V<sub>IL</sub> for the right port, which is being read from. OE = V<sub>IH</sub> for the left port, which is being written to.
  24. It t<sub>CCS</sub> ≤ maximum specified, then data from right port READ is not valid until the maximum specified for t<sub>CWDD</sub>. If t<sub>CCS</sub>>maximum specified, then data is not valid until the second content of the conten until  $t_{CCS}$  +  $t_{CD1}$ .  $t_{CWDD}$  does not apply in this case.



Pipelined Read-to-Write-to-Read  $(\overline{OE} = V_{IL})^{[18, 25, 26, 27]}$ 




Pipelined Read-to-Write-to-Read (OE Controlled)[18, 25, 26, 27]




- 25. Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals.
   26. CE<sub>0</sub> and ADS = V<sub>IL</sub>; CE<sub>1</sub>, CNTEN, and CNTRST = V<sub>IH</sub>.
   27. During "No Operation", data in memory at the selected address may be corrupted and should be re-written to ensure data integrity.



Flow-Through Read-to-Write-to-Read ( $\overline{OE}$  = V<sub>IL</sub>)<sup>[16, 18, 25, 26, 27]</sup>




Flow-Through Read-to-Write-to-Read (OE Controlled)[16, 19, 25, 26, 27]






# Pipelined Read with Address Counter Advance<sup>[28]</sup>



# Flow-Through Read with Address Counter Advance<sup>[28]</sup>




Note:

28.  $\overline{CE}_0$  and  $\overline{OE} = V_{IL}$ ;  $CE_1$ ,  $R/\overline{W}$  and  $\overline{CNTRST} = V_{IH}$ .



Write with Address Counter Advance (Flow-Through or Pipelined Outputs)<sup>[29, 30]</sup>




#### Notes:

29.  $\overline{CE}_0$  and  $R/\overline{W} = V_{IL}$ ;  $CE_1$  and  $\overline{CNTRST} = V_{IH}$ .

30. The "Internal Address" is equal to the "External Address" when  $\overline{ADS} = V_{IL}$  and equals the counter output when  $\overline{ADS} = V_{IH}$ .



Counter Reset (Pipelined Outputs)<sup>[18, 25, 31, 32]</sup>



#### Notes:

31. CE<sub>0</sub> = V<sub>IL</sub>; CE<sub>1</sub> = V<sub>IH</sub>.
32. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset.



# Read/Write and Enable Operation<sup>[33, 34, 35]</sup>

		Inputs			Outputs	
ŌĒ	CLK	CE <sub>0</sub>	CE <sub>1</sub>	R/W	I/O <sub>0</sub> –I/O <sub>9</sub>	Operation
Х	7	Н	Х	Х	High-Z	Deselected <sup>[36]</sup>
Х	4	Х	L	X	High-Z	Deselected <sup>[36]</sup>
Х	4	L	Н	L	D <sub>IN</sub>	Write
L	4	L	Н	Η	D <sub>OUT</sub>	Read <sup>[36]</sup>
Н	Х	L	Н	Х	High-Z	Outputs Disabled

# Address Counter Control Operation[33, 37, 38, 39]

Address	Previous Address	CLK	ADS	CNTEN	CNTRST	I/O	Mode	Operation
Х	Х		Х	Х	L	D <sub>out(0)</sub>	Reset	Counter Reset to Address 0
A <sub>n</sub>	Х		L	Х	Н	D <sub>out(n)</sub>	Load	Address Load into Counter
Х	A <sub>n</sub>	۲	Н	Н	Н	D <sub>out(n)</sub>	Hold	External Address Blocked—Counter Disabled
Х	A <sub>n</sub>	7	Н	L	Н	D <sub>out(n+1)</sub>	Increment	Counter Enabled—Internal Address Generation

- Notes:

  33. "X" = "don't care", "H" = V<sub>IH</sub>, "L" = V<sub>IL</sub>.

  34. ADS, CNTEN, CNTRST = "don't care".

  35. OE is an asynchronous input signal.

  36. When CE changes state in the pipelined mode, deselection and read happen in the following clock cycle.

  37. CE<sub>0</sub> and OE = V<sub>IL</sub>; CE<sub>1</sub> and R/W = V<sub>IH</sub>.

  38. Data shown for flow-through mode; pipelined mode output will be delayed by one cycle.

  39. Counter operation is independent of CE<sub>0</sub> and CE<sub>1</sub>.



# **Ordering Information**

### 32K x8 3.3V Synchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	OperatingRange
6.5 <sup>[1, 2]</sup>	CY7C09079V-6AC	A100	100-Pin Thin Quad Flat Pack	Commercial
7.5 <sup>[2]</sup>	CY7C09079V-7AC	A100	100-Pin Thin Quad Flat Pack	Commercial
9	CY7C09079V-9AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C09079V-9AI	A100	100-Pin Thin Quad Flat Pack	Industrial
12	CY7C09079V-12AC	A100	100-Pin Thin Quad Flat Pack	Commercial

### 64K x8 3.3V Synchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
6.5 <sup>[1, 2]</sup>	CY7C09089V-6AC	A100	100-Pin Thin Quad Flat Pack	Commercial
7.5 <sup>[2]</sup>	CY7C09089V-7AC	A100	100-Pin Thin Quad Flat Pack	Commercial
9	CY7C09089V-9AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C09089V-9AI	A100	100-Pin Thin Quad Flat Pack	Industrial
12	CY7C09089V-12AC	A100	100-Pin Thin Quad Flat Pack	Commercial

#### 128K x8 3.3V Synchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
6.5 <sup>[1, 2]</sup>	CY7C09099V-6AC	A100	100-Pin Thin Quad Flat Pack	Commercial
7.5 <sup>[2]</sup>	CY7C09099V-7AC	A100	100-Pin Thin Quad Flat Pack	Commercial
9	CY7C09099V-9AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C09099V-9AI	A100	100-Pin Thin Quad Flat Pack	Industrial
12	CY7C09099V-12AC	A100	100-Pin Thin Quad Flat Pack	Commercial

### 32K x9 3.3V Synchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
6.5 <sup>[1, 2]</sup>	CY7C09179V-6AC	A100	100-Pin Thin Quad Flat Pack	Commercial
7.5 <sup>[2]</sup>	CY7C09179V-7AC	A100	100-Pin Thin Quad Flat Pack	Commercial
9	CY7C09179V-9C	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C09179V-9AI	A100	100-Pin Thin Quad Flat Pack	Industrial
12	CY7C09179V-12AC	A100	100-Pin Thin Quad Flat Pack	Commercial

### 64K x9 3.3V Synchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
6.5 <sup>[1, 2]</sup>	CY7C09189V-6AC	A100	100-Pin Thin Quad Flat Pack	Commercial
7.5 <sup>[2]</sup>	CY7C09189V-7AC	A100	100-Pin Thin Quad Flat Pack	Commercial
9	CY7C09189V-9AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C09189V-9AI	A100	100-Pin Thin Quad Flat Pack	Industrial
12	CY7C09189V-12AC	A100	100-Pin Thin Quad Flat Pack	Commercial

### 128K x9 3.3V Synchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
6.5 <sup>[1, 2]</sup>	CY7C09199V-6AC	A100	100-Pin Thin Quad Flat Pack	Commercial
7.5 <sup>[2]</sup>	CY7C09199V-7AC	A100	100-Pin Thin Quad Flat Pack	Commercial
9	CY7C09199V-9AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C09199V-9AI	A100	100-Pin Thin Quad Flat Pack	Industrial
12	CY7C09199V-12AC	A100	100-Pin Thin Quad Flat Pack	Commercial

Document #: 38-00667-E



### **Package Diagram**

#### 100-Pin Thin Plastic Quad Flat Pack (TQFP) A100

