

## HIGH-SPEED 8/4K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM


## PRELIMINARY IDT709359/49L

### **Features**

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed clock to data access
  - Commercial: 6.5/7.5/9ns (max.)
  - Industrial: 7.5ns (max.)
- Low-power operation
  - IDT709359/49L
     Active: 925mW (typ.)
     Standby: 2.5mW (typ.)
- Flow-Through or Pipelined output mode on either Port via the FT/PIPE pins
- Counter enable and reset features
- Dual chip enables allow for depth expansion without additional logic

- Full synchronous operation on both ports
  - 3.5ns setup to clock and Ons hold on all control, data, and address inputs
  - Data input, address, and control registers
  - Fast 6.5ns clock to data out in the Pipelined output mode
  - Self-timed write allows fast cycle time
  - 10ns cycle time, 100MHz operation in Pipelined output mode
- Separate upper-byte and lower-byte controls for multiplexed bus and bus matching compatibility
- ◆ TTL- compatible, single 5V (±10%) power supply
- Industrial temperature range (-40°C to +85°C) is available for 83 MHz
- Available in a 100-pin Thin Quad Flatpack (TQFP) package and a 100-pin fine pitch Ball Grid Array (fpBGA)

## **Functional Block Diagram**



NOTE:

1. A12 is a NC for IDT709349.


**JULY 2002** 

## **Description**

The IDT709359/49 is a high-speed 8/4K x 18 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times.

With an input data register, the IDT709359/49 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by  $\overline{CE}_0$  and CE<sub>1</sub>, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 925mW of power.

## Pin Configurations (1,2,3,4)



- 1. A12 is a NC for IDT709349.
- 2. All Vcc pins must be connected to power supply.
- All GND pins must be connected to ground.
- Package body is approximately 14mm x 14mm x 1.4mm
- 5. This package code is used to reference the package diagram.
- 6. This text does not indicate orientation of the actual part-marking.

# Pin Configurations (con't.) $^{(1,2,3,4)}$

709359/49BF BF100<sup>(5)</sup>

100-Pin fpBGA Top View<sup>(6)</sup>

06/28/02

A1	A2	l <del></del>	A4	A5	A6	A7	A8	A9	A10
A8R	<b>A</b> 11R		CNTRSTR	GND	GND	GND	I/O13R	I/O10R	I/O17R
B1	B2	B3	B4	B5		37	B8	B9	B10
A6R	A7R	A10R	A12R <sup>(1)</sup>	R/WR		PL/FTR	I/O12R	I/ <b>O</b> 9R	<b>I/O</b> 6R
C1	C2	C3	C4	C5	C6	C7	C8	C9	C10
A3R	A4R	A5R	<b>A</b> 9R	CE1R	I/O16R	I/O15R	I/O11R	I/ <b>O</b> 7R	I/O3R
D1	D2	D3	D4	D5	D6	D7	D8	D9	D10
Aor	CLKR	A1R	A2R	LBR	CE0R	<b>I/O</b> 14R	I/O8R	I/O5R	<b>I/O</b> 1R
E1	E2	E3	E4	E5	E6	E7	E8	E9	E10
GND	ADSR	CNTEN <sub>R</sub>	A1L	ADSL	GND	I/O4R	I/O2R	I/Oor	VCC
F1	F2	F3	F4	F5	<sup>F6</sup>	F7	F8	F9	F10
GND	CLKL	Aol	A3L	VCC	GND	VCC	I/O2L	I/O1L	I/O0L
G1	G2	G3	G4	<sub>G5</sub>	G6	G7	G8	<sub>G9</sub>	G10
CNTEN∟	A4L	A7L	UBL	GND	I/O13L	NC	I/O4L	GND	I/O3L
H1 A2L	H2 A6L	H3 A11L		H5 CNTRST∟	H6 I/O15L		H8 I/O7L	H9 I/O6L	H10 <b>I/O</b> 5L
J1	J2	J3	J4	J5	J6	J7	J8	<sup>J9</sup>	J10
A5L	<b>A</b> 9L	A12L <sup>(1)</sup>	R/WL	OEL	PL/FTL	I/O12L	I/O10L	GND	<b>I/O</b> 8L
K1	K2	K3	K4	K5	K6	K7	K8	K9	K10
A8L	A10L	<u>LB</u> L	CE1L	VCC	Vcc	I/O16L	I/O14L	I/O11L	I/O17L

5633 drw 03

- 1. A<sub>12</sub> is a NC for IDT709349.
- 2. All Vcc pins must be connected to power supply.
- 3. All GND pins must be connected to ground.
- 4. Package body is approximately 14mm x 14mm x 1.4mm
- 5. This package code is used to reference the package diagram.
- 6. This text does not indicate orientation of the actual part-marking.

## **Pin Names**

Left Port	Right Port	Names		
Œ6L, CE1L	Œ0R, CE1R	Chip Enables <sup>(3)</sup>		
$R/\overline{W}_L$	R/W̄R	Read/Write Enable		
ŌĒL	<del>OE</del> R	Output Enable		
A0L - A12L <sup>(1)</sup>	A0R - A12R <sup>(1)</sup>	Address		
I/O0L - I/O17L	I/O0R - I/O17R	Data Input/Output		
CLKL	CLKR	Clock		
ŪB∟	Ū <b>B</b> R	Upper Byte Select <sup>(2)</sup>		
<u>LB</u> L	<del>LB</del> R	Lower Byte Select <sup>(2)</sup>		
<del>AD</del> S <sub>L</sub>	<del>AD</del> S <sub>R</sub>	Output Enable Address Data Input/Output Clock Upper Byte Select <sup>(2)</sup>		
CNTENL	<u>CNTEN</u> R	Lower Byte Select <sup>(2)</sup> Address Strobe		
CNTRSTL	<u>CNTRST</u> <sub>R</sub>	Counter Reset		
FT/PIPEL	FT/PIPER	Flow-Through/Pipeline		
V	CC	Power (5V)		
G	ND	Ground (0V)		

#### 5633 tbl 01

### NOTES:

- 1. A<sub>12</sub> is a NC for IDT709349.
- 2.  $\overline{LB}$  and  $\overline{UB}$  are single buffered regardless of state of  $\overline{FT}/PIPE$ .
- 3.  $\overline{\text{CE}}\text{o}$  and CE1 are single buffered when  $\overline{\text{FT}}/\text{PIPE} = \text{V}_{\text{IL}}$ ,  $\overline{CE}$ o and CE1 are double buffered when  $\overline{FT}/PIPE = VIH$ , i.e. the signals take two cycles to deselect.

# Truth Table I—Read/Write and Enable Control<sup>(1,2,3)</sup>

ŌĒ	CLK	<b>ՇE</b> ₀ <sup>(5)</sup>	CE1 <sup>(5)</sup>	UB <sup>(4)</sup>	LB <sup>(4)</sup>	R/W	Upper Byte I/O9-17	Lower Byte I/O <sub>0-8</sub>	Mode
Х	1	Н	Х	Х	Х	Χ	High-Z	High-Z	Deselected—Power Down
Х	1	Χ	L	Х	Х	Х	High-Z	High-Z	Deselected—Power Down
Х	1	L	Н	Н	Н	Х	High-Z	High-Z	Both Bytes Deselected
Х	1	L	Н	L	Н	┙	DATAIN	High-Z	Write to Upper Byte Only
Х	1	L	Н	Н	L	L	High-Z	DATAIN	Write to Lower Byte Only
Х	1	L	Н	L	L	L	DATAIN	DATAIN	Write to Both Bytes
L	1	L	Н	L	Н	Η	DATAout	High-Z	Read Upper Byte Only
L	1	L	Н	Н	L	Н	High-Z	DATAout	Read Lower Byte Only
L	1	L	Н	L	L	Н	DATAout	DATAout	Read Both Bytes
Н	Х	L	Н	Х	Χ	Χ	High-Z	High-Z	Outputs Disabled

- 5633 tbl 02 1. "H" = VIH, "L" = VIL, "X" = Don't Care.
- 2.  $\overline{ADS}$ ,  $\overline{CNTEN}$ ,  $\overline{CNTRST} = X$ .
- 3.  $\overline{\text{OE}}$  is an asynchronous input signa
- 4. LB and UB are single buffered regardless of state of FT/PIPE.
- 5. CEo and CE1 are single buffered when FT/PIPE = VIL. CEo and CE1 are double buffered when FT/PIPE = VIH, i.e. the signals take two cycles to deselect.

# Truth Table II—Address Counter Control<sup>(1,2)</sup>

External Address	Previous Internal Address	Internal Address Used	CLK	ADS	CNTEN	CNTRST	I/O <sup>(3)</sup>	MODE
An	Х	An	1	L <sup>(4)</sup>	Х	Н	Dvo (n)	External Address Used
Х	An	An + 1	1	Н	L <sup>(5)</sup>	Н	Dvo(n+1)	Counter Enabled—Internal Address generation
Х	An + 1	An + 1	1	Н	Н	Н	Dvo(n+1)	External Address Blocked—Counter disabled (An + 1 reused)
Х	Χ	<b>A</b> 0	1	Χ	Х	L <sup>(4)</sup>	Dvo(0)	Counter Reset to Address 0

### NOTES:

5633 tbl 03

- 1. "H" = VIH, "L" = VIL, "X" = Don't Care.
- 2.  $\overline{CE}_{0}$ ,  $\overline{LB}$ ,  $\overline{UB}$ , and  $\overline{OE}$  = VIL; CE1 and R/ $\overline{W}$  = VIH.
- 3. Outputs configured in Flow-Through Output mode: if outputs are in Pipelined mode the data out will be delayed by one cycle.
- 4. ADS and CNTRST are independent of all other signals including CEo, CE1, UB and LB.
- 5. The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other signals including CE₀, CE₁, UB and LB.

.

# Recommended Operating Temperature and Supply Voltage<sup>(1)</sup>

Grade	Ambient Temperature <sup>(1)</sup>	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%

5633 tbl 0

NOTES:

1. Industrial temperature: for specific speeds, packages and powers contact your sales office.

2. This is the parameter Ta. This is the "instant on" case temperature.

# **Recommended DC Operating Conditions**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	٧
VIH	Input High Voltage	2.2	_	6.0(1)	V
VIL	Input Low Voltage	-0.5 <sup>(2)</sup>		0.8	V

5633 tbl 05

### NOTES:

- 1. VTERM must not exceed Vcc + 10%.
- 2.  $VIL \ge -1.5V$  for pulse width less than 10ns.

## Absolute Maximum Ratings(1)

Symbol	Rating	Commercial & Industrial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	>
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-65 to +150	°C
louт	DC Output Current	50	mA

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the

operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to  $\leq$  20mA for the period of VTERM  $\geq$  Vcc + 10%.

## **Capacitance**<sup>(1)</sup> (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions <sup>(2)</sup>	Max.	Unit
Cin	Input Capacitance	$V_{IN} = 3dV$	9	pF
Соит <sup>(3)</sup>	Output Capacitance	Vout = 3dV	10	pF

5633 tbl 07

NOTES:

- These parameters are determined by device characterization, but are not production tested.
- 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
- 3. Cout also references Ci/o.

5633 tbl 06

5633 tbl 08

# DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range (Vcc = 5.0V ± 10%)

			70935		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Lu	Input Leakage Current <sup>(1)</sup>	Vcc = 5.5V, $VIN = 0V$ to $Vcc$	_	5	μA
ILO	Output Leakage Current	$\overline{\overline{CE}}_0 = V_{IH} \text{ or } CE_1 = V_{IL}, V_{OUT} = 0V \text{ to } V_{CC}$	_	5	μA
Vol	Output Low Voltage	loL = +4mA	_	0.4	V
Voh	Output High Voltage	loн = -4mA	2.4	_	V

#### NOTE

1. At Vcc ≤ 2.0V input leakages are undefined.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(3)</sup> (Vcc = 5V ± 10%)

		ouppiy rollage		<u> </u>	1	<u> </u>		<u> </u>			
				Version		9/49L6 I Only	709359 Com'l		709359 Com'l		
Symbol	Parameter	Test Condition	Versi			Max.	Typ. <sup>(4)</sup>	Мах.	Typ. <sup>(4)</sup>	Max.	Unit
Icc	Dynamic Operating CEL and CER= VIL		COM'L	L	230	430	210	400	185	360	mA
	Current (Both Ports Active)	Outputs Disabled f = fMAX <sup>(1)</sup>	IND	L	_	_	210	440			
ISB1	Standby Current	CEL = CER = VIH	COM'L	L	45	115	40	105	35	95	mA
(Both Ports - TTL Level Inputs)	f = fMAX <sup>(1)</sup>	IND	L	_	_	40	120				
ISB2 Standby Current (One Port - TTL Level Inputs)		$\overline{CE}$ "A" = VL and $\overline{CE}$ "B" = VH(3)	COM'L	L	150	235	135	220	120	205	mA
	Active Port Outputs Disabled, f=fMAX <sup>(1)</sup>	IND	L	ı		135	235				
ISB3	Full Standby Current (Both Ports -	Both Ports CER and	COM'L	L	0.5	3.0	0.5	3.0	0.5	3.0	mA
	CMOS Level Inputs)	$\overline{\text{CEL}} \ge \text{VCC} - 0.2\text{V}$ $\text{VIN} \ge \text{VCC} - 0.2\text{V}$ or $\text{VIN} \le 0.2\text{V}$ , $f = 0^{(2)}$	IND	L	ı		0.5	3.0			
ISB4	Full Standby Current (One Port -	$\overline{CE}$ "A" $\leq 0.2V$ and	COM'L	L	160	210	130	190	110	170	mA
	CMOS Level Inputs)	$\overline{\text{CE}}$ 'B" $\geq V\text{CC} \cdot 0.2V^{(5)}$ $V\text{IN} \geq V\text{CC} \cdot 0.2V \text{ or}$ $V\text{IN} \leq 0.2V, \text{ Active Port}$ Outputs Disabled, $f = f\text{MAX}^{(1)}$	IND	L	_		130	205			

5633 tbl 09

- At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcvc, using "AC TEST CONDITIONS" at input levels of GND to 3V.
- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. Vcc = 5V, TA = 25°C for Typ, and are not production tested. lcc pc(f=0) = 150mA (Typ).
- 5. CEx = VIL means  $\overline{CE}_{0x}$  = VIL and CE1x = VIH
  - $CEx = VIH means \overline{CE}_0x = VIH or CE_1x = VIL$
  - CEx  $\leq$  0.2V means  $\overline{\text{CE}}$ ox  $\leq$  0.2V and CE1x  $\geq$  Vcc 0.2V
  - $CEx \ge Vcc 0.2V$  means  $\overline{CE}ox \ge Vcc 0.2V$  or  $CE1x \le 0.2V$
  - "X" represents "L" for left port or "R" for right port.

### **AC Test Conditions**

Input Pulse Levels	GND to 3.0V				
Input Rise/Fall Times	2ns Max.				
Input Timing Reference Levels	1.5V				
Output Reference Levels	1.5V				
Output Load	Figures 1, 2 and 3				

5633 tbl 10




Figure 1. AC Output Test load.

Figure 2. Output Test Load (For tcklz, tckHz, tolz, and toHz). \*Including scope and jig.




Figure 3. Typical Output Derating (Lumped Capacitive Load).

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)<sup>(3)</sup> (Vcc = 5V ± 10%, TA = 0°C to +70°C)

	and write Cycle Tilling)(**(vo	7093	59/49L6 'I Only	70935	9/49L7 I & Ind	709359/49L9 Com'l Only		
Symbol	Parameter	Min.	Мах.	Min.	Max.	Min.	Max.	Unit
tcyc1	Clock Cycle Time (Flow-Through) <sup>(2)</sup>	19	_	22	_	25	_	ns
tcyc2	Clock Cycle Time (Pipelined) <sup>(2)</sup>	10	_	12	_	15	_	ns
tcн1	Clock High Time (Flow-Through) <sup>(2)</sup>	6.5	_	7.5	_	12	_	ns
tCL1	Clock Low Time (Flow-Through) <sup>(2)</sup>	6.5	_	7.5	_	12	_	ns
tcH2	Clock High Time (Pipelined) <sup>(2)</sup>	4	_	5	_	6	_	ns
tCL2	Clock Low Time (Pipelined) <sup>(2)</sup>	4	_	5	_	6	_	ns
tr	Clock Rise Time	_	3	_	3	_	3	ns
tr	Clock Fall Time	_	3	_	3	_	3	ns
tsa	Address Setup Time	3.5	_	4	_	4	_	ns
tна	Address Hold Time	0	_	0	_	1	_	ns
tsc	Chip Enable Setup Time	3.5	_	4	_	4	_	ns
tнc	Chip Enable Hold Time	0	_	0	_	1	_	ns
tsB	Byte Enable Setup Time	3.5	_	4	_	4	_	ns
tнв	Byte Enable Hold Time	0	_	0	_	1	_	ns
tsw	R/W Setup Time	3.5	_	4	_	4	_	ns
thw	R/W Hold Time	0	_	0	_	1	_	ns
tsp	Input Data Setup Time	3.5	_	4	_	4	_	ns
thd	Input Data Hold Time	0	_	0	_	1	_	ns
tsad	ADS Setup Time	3.5	_	4	_	4	_	ns
thad	ADS Hold Time	0	_	0	_	1	_	ns
tscn	CNTEN Setup Time	3.5	_	4	_	4	_	ns
then	CNTEN Hold Time	0	_	0	_	1	_	ns
tsrst	CNTRST Setup Time	3.5	_	4	_	4	_	ns
thrst	CNTRST Hold Time	0	_	0	_	1	_	ns
toe	Output Enable to Data Valid	_	6.5	_	7.5	_	9	ns
tolz	Output Enable to Output Low-Z <sup>(1)</sup>	2	_	2	_	2	_	ns
tонz	Output Enable to Output High-Z <sup>(t)</sup>	1	7	1	7	1	7	ns
tcD1	Clock to Data Valid (Flow-Through) <sup>(2)</sup>	_	15	_	18	_	20	ns
tcD2	Clock to Data Valid (Pipelined) <sup>(2)</sup>	_	6.5	_	7.5	_	9	ns
toc	Data Output Hold After Clock High	2	_	2	_	2	_	ns
tскнz	Clock High to Output High-Z <sup>(1)</sup>	2	9	2	9	2	9	ns
tcklz	Clock High to Output Low-Z <sup>(1)</sup>	2	_	2	_	2	_	ns
Port-to-Port D	elay	•		•				
tcwdd	Write Port Clock High to Read Data Delay	_	24	_	28	_	35	ns
tccs	Clock-to-Clock Setup Time		9	_	10	_	15	ns

## NOTES:


5633 tbl 11

<sup>1.</sup> Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.


<sup>2.</sup> The Pipelined output parameters (tcyc2, tcp2) to either the Left or Right ports when FT/PIPE = VIH. Flow-Through parameters (tcyc1, tcp1) apply when FT/PIPE = VIL for that port.

<sup>3.</sup> All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE), FT/PIPER and FT/PIPEL.

# Timing Waveform of Read Cycle for Flow-Through Output $(\overline{FT}/PIPE"x" = VIL)^{(3,7)}$




# Timing Waveform of Read Cycle for Pipelined Operation $(\overline{FT}/PIPE"x" = VIH)^{(3,7)}$




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2.  $\overline{\text{OE}}$  is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 3. ADS = VIL, CNTEN and CNTRST = VIH.
- 4. The output is disabled (High-Impedance state) by CE0 = VIH, CE1 = VIL, following the next rising edge of the clock. Refer to Truth Table 1.
- 5. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- If UB or LB was HIGH, then the Upper Byte and/or Lower Byte of DATAout for Qn + 2 would be disabled (High-Impedance state).
- 7. "X" here denotes Left or Right port. The diagram is with respect to that port.

## Timing Waveform of a Bank Select Pipelined Read<sup>(1,2)</sup>




## Timing Waveform of Write with Port-to-Port Flow-Through Read<sup>(4,5,7)</sup>




- 1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT709359/49 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2.  $\overline{UB}$ ,  $\overline{LB}$ ,  $\overline{OE}$ , and  $\overline{ADS}$  = VIL; CE1(B1), CE1(B2), R/ $\overline{W}$ ,  $\overline{CNTEN}$ , and  $\overline{CNTRST}$  = VIH.
- 3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 4.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{ADS} = VIL$ ;  $\overline{CNTEN}$ , and  $\overline{\overline{CNTRST}} = VIH$ .
- 5.  $\overline{OE}$  = V<sub>IL</sub> for the Right Port, which is being read from.  $\overline{OE}$  = V<sub>IH</sub> for the Left Port, which is being written to.
- If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwbb.
   If tccs > maximum specified, then data from right port READ is not valid until tccs + tcb1. tcwbb does not apply in this case.
- 7. All timing is the same for both Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite from Port "A".

# Timing Waveform of Pipelined Read-to-Write-to-Read ( $\overline{OE} = V_{IL}$ )<sup>(3)</sup>




# Timing Waveform of Pipelined Read-to-Write-to-Read (OE Controlled)(3)




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3.  $\overline{\text{CE}}_0$ ,  $\overline{\text{UB}}$ ,  $\overline{\text{LB}}$ , and  $\overline{\text{ADS}}$  = VIL; CE1,  $\overline{\text{CNTEN}}$ , and  $\overline{\text{CNTRST}}$  = VIH. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

# Timing Waveform of Flow-Through Read-to-Write-to-Read ( $\overline{\text{OE}}$ = V<sub>IL</sub>)<sup>(3)</sup>




# Timing Waveform of Flow-Through Read-to-Write-to-Read ( $\overline{\text{OE}}$ Controlled) $^{(3)}$




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance is determined by the previous cycle control signals.
- 3.  $\overline{CE_0}$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{ADS}$  = VIL;  $\overline{CE_1}$ ,  $\overline{CNTEN}$ , and  $\overline{CNTRST}$  = VIH. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since  $\overline{ADS} = VIL$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

## Timing Waveform of Pipelined Read with Address Counter Advance<sup>(1)</sup>




## Timing Waveform of Flow-Through Read with Address Counter Advance<sup>(1)</sup>




- 1.  $\overline{CE}_0$ ,  $\overline{OE}$ ,  $\overline{UB}$ , and  $\overline{LB}$  = VIL; CE1, R/ $\overline{W}$ , and  $\overline{CNTRST}$  = VIH.
- 2. If there is no address change via  $\overline{ADS} = VIL$  (loading a new address) or  $\overline{CNTEN} = VIL$  (advancing the address), i.e.  $\overline{ADS} = VIH$  and  $\overline{CNTEN} = VIH$ , then the data output remains constant for subsequent clocks.

# Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs)<sup>(1)</sup>



## Timing Waveform of Counter Reset (Pipelined Outputs)(2)



- I.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $R/\overline{W} = VIL$ ;  $CE_1$  and  $\overline{CNTRST} = VIH$ .
- 2.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$  = VIL; CE1 = VIH.
- 3. The "Internal Address" is equal to the "External Address" when  $\overline{ADS} = VIL$  and equals the counter output when  $\overline{ADS} = VIL$
- 4. Addresses do not have to be accessed sequentially since  $\overline{ADS} = VIL$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle.
- 7. CNTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1' Address is written to during this cycle.

## **A Functional Description**

The IDT709359/49 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.


An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

 $\overline{\text{CE}}_0 = \text{VIH}$  or CE1 = VIL for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT709359/49's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with  $\overline{\text{CE}}_0 = \text{VIL}$  and CE1 = VIH to re-activate the outputs.

## **Depth and Width Expansion**

The IDT709359/49 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.


The IDT709359/49 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 36-bit or wider applications.



### NOTE:

1. A13 is for IDT709359, A12 is for IDT709349

## **Ordering Information**



5633 drw 20

## **Preliminary Datasheet: Definition**

"PRELIMINARY" datas heets contain descriptions for products that are in early release.

## **Datasheet Document History**

07/08/02: Initial Public Release



CORPORATE HEADQUARTERS
2075 Standar Way

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-611 6 fax: 408-492-8674 www.idt.com

for Tech Support: 831-754-4613 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

<sup>1.</sup> Contact your local sales office for industrial temp range for other speeds, packages and powers.