

Cost-Effective I/O Type 8-Bit MCU

Features


- Operating voltage: f_{SYS}=4MHz: 2.2V~5.5V f_{SYS}=8MHz: 3.3V~5.5V
- 13 bidirectional I/O lines
- An interrupt input shared with an I/O line
- 8-bit programmable timer/event counter with overflow interrupt and 8-stage prescaler
- On-chip crystal and RC oscillator
- Watchdog Timer
- Program memory ROM: 512×14 for HT48R05A-1/HT48C05 1024×14 for HT48R06A-1/HT48C06
- Data memory RAM 32×8 for HT48R05A-1/HT48C05 64×8 for HT48R06A-1/HT48C06

- Buzzer driving pair and PFD supported
- HALT function and wake-up feature reduce power consumption
- Up to $0.5\mu s$ instruction cycle with 8MHz system clock at $V_{DD}{=}5V$
- All instructions in one or two machine cycles
- 14-bit table read instruction
- Two-level subroutine nesting
- Bit manipulation instruction
- Powerful instructions: 62 for HT48R05A-1/HT48C05 63 for HT48R06A-1/HT48C06
- Low voltage reset function
- 16-pin SSOP package 18-pin DIP/SOP package

General Description

The HT48R05A-1/HT48C05 and HT48R06A-1/ HT48C06 are 8-bit high performance, RISC architecture microcontroller devices specifically designed for cost-effective multiple I/O control product applications. The mask version HT48C05 and HT48C06 are fully pin and functionally compatible with the OTP version HT48R05A-1 and HT48R06A-1 devices. The advantages of low power consumption, I/O flexibility, timer functions, oscillator options, HALT and wake-up functions, watchdog timer, buzzer driver, as well as low cost, enhance the versatility of these devices to suit a wide range of application possibilities such as industrial control, consumer products, subsystem controllers, etc.

Block Diagram






Pin Assignment

PA3 [1 PA2 [2 PA1 [3 PA0 [4 PB0/BZ [5 VSS [6 PC0/INT [7	16 PA4 15 PA5 14 PA6 13 PA7 12 OSC2 11 OSC1 10 VDD	PA1 PA0 PB2 PB1/BZ PB0/BZ VSS	1 18 2 17 3 16 4 15 5 14 6 13 7 12 8 11	PA4 PA5 PA6 PA7 OSC2 OSC1 VDD RES
PC1/TMR 🗆 8	9 🗆 RES		9 10	DPC1/TMR
HT48R06	A-1/HT48C05 A-1/HT48C06 SSOP-A	HT48R	05A-1/HT4 06A-1/HT4 DIP-A/SO	18C06

Pad Assignment



* The IC substrate should be connected to VSS in the PCB layout artwork.

Pad Description

Pad Name	I/O	Options	Description
PA0~PA7	I/O	Pull-high* Wake-up	Bidirectional 8-bit input/output port. Each bit can be configured as wake-up input by options. Software instructions determine the CMOS output or Schmitt trigger input with a pull-high resistor (determined by pull-high options).
PB0/BZ PB1/BZ PB2	I/O	Pull-high* I/O or BZ/BZ	Bidirectional 3-bit input/output port. Software instructions determine the CMOS output or Schmitt trigger input with a pull-high resistor (determined by pull-high options). The PB0 and PB1 are pin-shared with the BZ and $\overline{\text{BZ}}$, respectively. Once the PB0 and PB1 are selected as buzzer driving outputs, the output signals come from an internal PFD generator (shared with a timer/event counter).
VSS	_		Negative power supply, ground
PC0/INT PC1/TMR	I/O	Pull-high*	Bidirectional I/O lines. Software instructions determine the CMOS output or Schmitt trigger input with a pull-high resistor (determined by pull-high options). The external interrupt and timer input are pin-shared with the PC0 and PC1, respectively. The external interrupt input is activated on a high to low transition.



Pad Name	I/O	Options	Description
RES	I		Schmitt trigger reset input. Active low
VDD			Positive power supply
OSC1 OSC2	 0	Crystal or RC	OSC1, OSC2 are connected to an RC network or Crystal (determined by options) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for 1/4 system clock.

* All pull-high resistors are controlled by an option bit.

Absolute Maximum Ratings

Supply VoltageV_SS^=0.3V to V_SS^+6.0V	Storage Temperature50°C to 125°C
Input VoltageV_SS-0.3V to V_DD+0.3V	Operating Temperature40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Т	a=	2	5°	С

Cumula al	Demonster		Test Conditions	Min	T	Mari	11 14
Symbol	Parameter	V _{DD} Conditions		Min.	Тур.	Max.	Unit
V		_	f _{SYS} =4MHz	2.2	_	5.5	V
V _{DD}	Operating Voltage	_	f _{SYS} =8MHz	3.3		5.5	V
1	Operating Current (Crustel OSC)	3V	No load, f _{SYS} =4MHz	_	0.6	1.5	mA
I _{DD1}	Operating Current (Crystal OSC)	5V		_	2	4	mA
I _{DD2}	Operating Current (RC OSC)	3V	No load, f _{SYS} =4MHz	_	0.8	1.5	mA
¹ 002	Operating Current (RC 03C)	5V		_	2.5	4	mA
I _{DD3}	Operating Current (Crystal OSC)	5V	No load, f _{SYS} =8MHz	_	3	5	mA
I	Standby Current (WDT Enabled)			_		5	μA
I _{STB1}			ndby Current (WDT Enabled) No load, system HALT	_	_	10	μA
1	Standby Current (MDT Dischlad)	3V		_	_	1	μA
I _{STB2}	Standby Current (WDT Disabled)	5V	No load, system HALT	_		2	μA
V_{IL1}	Input Low Voltage for I/O Ports, TMR and INT	_	_	0	_	0.3V _{DD}	V
V _{IH1}	Input High Voltage for I/O Ports, TMR and INT	_	_	0.7V _{DD}	_	V _{DD}	V
V _{IL2}	Input Low Voltage (RES)	_		0	_	0.4V _{DD}	V
V _{IH2}	Input High Voltage (RES)	_		0.9V _{DD}	_	V _{DD}	V
V _{LVR}	Low Voltage Reset	_	LVR enabled	2.7	3.0	3.3	V
	1/O Dart Circle Comment	3V	·/ −0 1\/	4	8	_	mA
I _{OL}	I/O Port Sink Current	5V	V _{OL} =0.1V _{DD}	10	20	_	mA
	1/O Dart Courses Current	3V	V _{OH} =0.9V _{DD}	-2	-4	_	mA
I _{ОН}	I/O Port Source Current	5V	VOH-0.9VDD	-5	-10	_	mA
D	Dull high Desistance	3V		20	60	100	kΩ
R _{PH}	Pull-high Resistance	5V	_	10	30	50	kΩ



A.C. Characteristics

Ta=25°C

Symbol	Parameter		Test Conditions	Min.	Tun	Max.	Unit	
Symbol	Falameter	V_{DD}	Conditions	IVIIII.	Тур.	Wax.	Onit	
f	System Cleak (Crystal OSC)	_	2.2V~5.5V	400		4000	kHz	
f _{SYS1}	System Clock (Crystal OSC)	_	3.3V~5.5V	400		8000	kHz	
f	Sustan Clask (DC OCC)	_	2.2V~5.5V	400	_	4000	kHz	
f _{SYS2}	System Clock (RC OSC)	_	3.3V~5.5V	400	_	8000	kHz	
£		_	2.2V~5.5V	0	_	4000	kHz	
f _{TIMER}	Timer I/P Frequency (TMR)	_	3.3V~5.5V	0	_	8000	kHz	
+				45	90	180	μs	
twdtosc	Watchdog Oscillator Period	5V		32	65	130	μs	
t	Watehdag Time out Daried (PC)	3V	Without W/DT proceedor	11	23	46	ms	
t _{WDT1}	Watchdog Time-out Period (RC)	5V	Without WDT prescaler	8	17	33	ms	
t _{WDT2}	Watchdog Time-out Period (System Clock)	_	Without WDT prescaler	_	1024	_	t _{SYS}	
t _{RES}	External Reset Low Pulse Width	_		1			μs	
t _{SST}	System Start-up Timer Period	_	Wake-up from HALT	_	1024	_	t _{SYS}	
t _{INT}	Interrupt Pulse Width	_		1	_		μs	



Functional Description

Execution Flow

The system clock for the microcontroller is derived from either a crystal or an RC oscillator. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes an instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute in a cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

Program Counter – PC

The program counter (PC) controls the sequence in which the instructions stored in program ROM are executed and its contents specify full range of program memory.


After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset, internal interrupt, external interrupt or return from subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writable register (06H). Moving data into the PCL performs a short jump. The destination will be within 256 locations.

When a control transfer takes place, an additional dummy cycle is required.



Execution Flow

Mode	Program Counter									
Mode	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset	0	0	0	0	0	0	0	0	0	0
External Interrupt	0	0	0	0	0	0	0	1	0	0
Timer/Event Counter Overflow	0	0	0	0	0	0	1	0	0	0
Skip	PC+2									
Loading PCL	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from Subroutine	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Program Counter

Note: *9~*0: Program Counter bits

S9~S0: Stack register bits

#9~#0: Instruction code bits

@7~@0: PCL bits

For HT48R05A-1/HT48C05, the Program Counter is 9 bits wide, i.e. from *8~*0

For HT48R06A-1/HT48C06, the Program Counter is 10 bits wide, i.e. from *9~*0



Program Memory – ROM

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 512×14 bits (HT48R05A-1/HT48C05) or 1024×14 bits (HT48R06A-1/HT48C06), addressed by the program counter and table pointer.

Certain locations in the program memory are reserved for special usage:

Location 000H

This area is reserved for program initialization. After chip reset, the program always begins execution at location 000H.


Location 004H

This area is reserved for the external interrupt service program. If the $\overline{\text{INT}}$ input pin is activated, the interrupt is enabled and the stack is not full, the program begins execution at location 004H.

Location 008H

This area is reserved for the timer/event counter interrupt service program. If a timer interrupt results from a timer/event counter overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008H. Table location

Any location in the program memory can be used as look-up tables. The instructions "TABRDC [m]" (the current page, 1 page=256 words) and "TABRDL [m]" (the last page; However this statement is not valid for the HT48R05A-1/HT48C05 devices) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are transferred to the lower portion of TBLH, and the remaining 2 bits are read as "0". The Table Higher-order byte register (TBLH) is read only. The table pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In other words, using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt is supposed to be disabled prior to the table read in-



Program Memory

Instruction					Table L	ocation				
Instruction	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table Location

Note: *9~*0: Table location bits

P9, P8: Current program counter bits

@7~@0: Table pointer bits

For HT48R05A-1/HT48C05, the table address location is 9 bits, i.e. from *8~*0

For HT48R06A-1/HT48C06, the table address location is 10 bits, i.e. from *9~*0



struction. It will not be enabled until the TBLH has been backed up. All table related instructions require two cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.

Stack Register – STACK

This is a special part of the memory which is used to save the contents of the program counter (PC) only. The stack is organized into 2 levels and is neither part of the data nor part of the program space, and is neither readable nor writable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledgment, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledgment will be inhibited. When the stack pointer is decremented (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. In a similar case, if the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent 2 return addresses are stored).

Data Memory – RAM

The data memory is designed with 49×8 bits (HT48R05A-1/HT48C05) or 81×8 bits (HT48R06A-1/HT48C06). The data memory is divided into two functional groups: special function registers and general purpose data memory 32×8 (HT48R05A-1/HT48C05) or 64×8 (HT48R06A-1/HT48C06). Most are read/write, but some are read only.

The special function registers include the indirect addressing register (00H), timer/event counter (TMR;0DH), timer/event counter control register (TMRC;0EH), program counter lower-order byte register (PCL;06H), memory pointer register (MP;01H), accumulator (ACC;05H), table pointer (TBLP;07H), table higher-order byte register (TBLH;08H), status register (STATUS;0AH), interrupt control register (INTC;0BH), Watchdog Timer option setting register (WDTS;09H), I/O registers (PA;12H, PB;14H, PC;16H) and I/O control registers (PAC;13H, PBC;15H, PCC;17H). The remaining space before the 60H (HT48R05A-1/ HT48C05) or 40H (HT48R06A-1/ HT48C06) is reserved for future expanded usage and reading these locations will get "00H". The general purpose data memory, addressed from 60H to 7FH (HT48R05A-1/ HT48C05) or 40H to

7FH (HT48R06A-1/ HT48C06), is used for data and control information under instruction commands.

All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through memory pointer register (MP;01H).

Indirect Addressing Register


Location 00H is an indirect addressing register that is not physically implemented. Any read/write operation of [00H] accesses data memory pointed to by MP (01H). Reading location 00H itself indirectly will return the result 00H. Writing indirectly results in no operation.

	HT48R05A-1/HT48C05	
00H	Indirect Addressing Register	Ν
01H	MP	
02H		
03H		
04H		
05H	ACC	
06H	PCL	
07H	TBLP	
08H	TBLH	
09H	WDTS	
0AH	STATUS	
0BH	INTC	Special Purpose
0CH		DATA MEMORY
0DH	TMR	
0EH	TMRC	
0FH		
10H		
11H		
12H	PA	
13H	PAC	
14H	PB	
15H	PBC	
16H	PC	
17H	PCC	
18H		
19H		: Unused
1AH		Read as "00"
1BH		
1CH		
1DH		
1EH		
1FH		
20H		
5FH 60H		
0011	General Purpose	
	DATA MEMORY	
	(32 Bytes)	
7FH		

RAM Mapping for HT48R05A-1/HT48C05



HT48R06A-1/HT48C06



RAM Mapping for HT48R06A-1/HT48C06

The memory pointer register MP (01H) is a 7-bit register. The bit 7 of MP is undefined and reading will return the result "1". Any writing operation to MP will only transfer the lower 7-bit data to MP.

Accumulator

The accumulator is closely related to ALU operations. It is also mapped to location 05H of the data memory and can carry out immediate data operations. The data movement between two data memory locations must pass through the accumulator.

Arithmetic and Logic Unit – ALU

This circuit performs 8-bit arithmetic and logic operations. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)

- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ)

The ALU not only saves the results of a data operation but also changes the status register.

Status Register – STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition operations related to the status register may give different results from those intended. The TO flag can be affected only by system power-up, a WDT time-out or executing the "CLR WDT" or "HALT" instruction. The PDF flag can be affected only by executing the "HALT" or "CLR WDT" instruction or a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing the subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly.

Interrupt

The device provides an external interrupt and internal timer/event counter interrupts. The Interrupt Control Register (INTC;0BH) contains the interrupt control bits to set the enable or disable and the interrupt request flags.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may happen during this interval but only the interrupt request flag is recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of INTC may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupts have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a subroutine at specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the register or status register (STATUS) are altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance.

External interrupts are triggered by a high to low transition of $\overline{\text{INT}}$ and the related interrupt request flag (EIF; bit 4 of INTC) will be set. When the interrupt is enabled, the stack is not full and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (EIF) and EMI bits will be cleared to disable other interrupts.

The internal timer/event counter interrupt is initialized by setting the timer/event counter interrupt request flag (TF; bit 5 of INTC), caused by a timer overflow. When the interrupt is enabled, the stack is not full and the TF bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (TF) will be reset and the EMI bit cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledgments are held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (of course, if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts, occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

No.	Interrupt Source	Priority	Vector
а	External Interrupt	1	04H
b	Timer/Event Counter Overflow	2	08H

The timer/event counter interrupt request flag (TF), external interrupt request flag (EIF), enable timer/event counter bit (ETI), enable external interrupt bit (EEI) and enable master interrupt bit (EMI) constitute an interrupt control register (INTC) which is located at 0BH in the data memory. EMI, EEI, ETI are used to control the enabling/disabling of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (TF, EIF) are set, they will remain in the INTC register until the interrupts are serviced or cleared by a software instruction.

Labels	Bits	Function
с	0	C is set if the operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
AC	1	AC is set if the operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
Z	2	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
ov	3	OV is set if the operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
PDF	4	PDF is cleared by system power-up or executing the "CLR WDT" instruction. PDF is set by exe- cuting the "HALT" instruction.
то	5	TO is cleared by system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
	6	Unused bit, read as "0"
	7	Unused bit, read as "0"

Status Register

Register	Bit No.	Label	Function	
	0	EMI	Controls the master (global) interrupt (1= enabled; 0= disabled)	
	1	EEI	Controls the external interrupt (1= enabled; 0= disabled)	
	2	ETI	Controls the timer/event counter interrupt (1= enabled; 0= disabled)	
INTC	3		Unused bit, read as "0"	
(0BH)	4	EIF	External interrupt request flag (1= active; 0= inactive)	
	5	TF	Internal timer/event counter request flag (1= active; 0= inactive)	
	6		Unused bit, read as "0"	
	7		Unused bit, read as "0"	


INTC Register



It is recommended that a program does not use the "CALL subroutine" within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and enabling the interrupt is not well controlled, the original control sequence will be damaged once the "CALL" operates in the interrupt subroutine.

Oscillator Configuration

There are two oscillator circuits in the microcontroller.



System Oscillator

Both are designed for system clocks, namely the RC oscillator and the Crystal oscillator, which are determined by the options. No matter what oscillator type is selected, the signal provides the system clock. The HALT mode stops the system oscillator and ignores an external signal to conserve power.

If an RC oscillator is used, an external resistor between OSC1 and VDD is required and the resistance must range from $24k\Omega$ to $1M\Omega$. The system clock, divided by 4, is available on OSC2, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of oscillation may vary with VDD, temperatures and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where an accurate oscillator frequency is desired.

If the Crystal oscillator is used, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator, and no other external components are required. Instead of a crystal, a resonator can also be connected between OSC1 and OSC2 to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required (If the oscillating frequency is less than 1MHz).


The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the power down mode, the system clock is stopped, but the WDT oscillator still works with a period of approximately 65μ s@5V. The WDT oscillator can be disabled by options to conserve power.

Watchdog Timer – WDT

The clock source of WDT is implemented by a dedicated RC oscillator (WDT oscillator) or instruction clock (system clock divided by 4), decided by options. This timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by an option. If the Watchdog Timer is disabled, all the executions related to the WDT result in no operation.

Once the internal WDT oscillator (RC oscillator with a period of 65µs@5V normally) is selected, it is first divided by 256 (8-stage) to get the nominal time-out period of approximately 17ms@5V. This time-out period may vary with temperatures, VDD and process variations. By invoking the WDT prescaler, longer time-out periods can be realized. Writing data to WS2, WS1, WS0 (bit 2,1,0 of the WDTS) can give different time-out periods. If WS2, WS1, and WS0 are all equal to 1, the division ratio is up to 1:128, and the maximum time-out period is 2.1s@5V seconds. If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operate in the same manner except that in the HALT state the WDT may stop counting and lose its protecting purpose. In this situation the logic can only be restarted by external logic. The high nibble and bit 3 of the WDTS are reserved for user's defined flags, which can be used to indicate some specified status.

If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.



Watchdog Timer



WS2	WS1	WS0	Division Ratio
0	0	0	1:1
0	0	1	1:2
0	1	0	1:4
0	1	1	1:8
1	0	0	1:16
1	0	1	1:32
1	1	0	1:64
1	1	1	1:128

WDTS Register

The WDT overflow under normal operation will initialize "chip reset" and set the status bit "TO". But in the HALT mode, the overflow will initialize a "warm reset", and only the PC and SP are reset to zero. To clear the contents of WDT (including the WDT prescaler), three methods are adopted; external reset (a low level to RES), software instruction and a "HALT" instruction. The software instruction include "CLR WDT" and the other set - "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one can be active depending on the option - "CLR WDT times selection option". If the "CLR WDT" is selected (i.e. CLRWDT times equal one), any execution of the "CLR WDT" instruction will clear the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e. CLRWDT times equal two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip as a result of time-out.

Power Down Operation – HALT

The HALT mode is initialized by the "HALT" instruction and results in the following...

- The system oscillator will be turned off but the WDT oscillator keeps running (if the WDT oscillator is selected).
- The contents of the on chip RAM and registers remain unchanged.
- WDT and WDT prescaler will be cleared and recounted again (if the WDT clock is from the WDT oscillator).
- Allofthel/Oportsmaintaintheiroriginalstatus.
- The PDF flag is set and the TO flag is cleared.

The system can leave the HALT mode by means of an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". After the TO and PDF flags are examined, the reason for chip reset can be determined. The PDF flag is cleared by system power-up or executing the "CLR WDT" instruction and is set when executing the "HALT" instruction. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the PC and SP; the others keep their original status.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by the options. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If it is awakening from an interrupt, two sequences may happen. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, the regular interrupt response takes place. If an interrupt request flag is set to "1" before entering the HALT mode, the wake-up function of the related interrupt will be disabled. Once a wake-up event occurs, it takes 1024 teve (svstem clock period) to resume normal operation. In other words, a dummy period will be inserted after wake-up. If the wake-up results from an interrupt acknowledgment, the actual interrupt subroutine execution will be delayed by one or more cycles. If the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is finished.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status.

Reset

There are three ways in which a reset can occur:

- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation

The WDT time-out during HALT is different from other chip reset conditions, since it can perform a "warm reset" that resets only the PC and SP, leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PDF and TO flags, the program can distinguish between different "chip resets".


то	PDF	RESET Conditions		
0	0	RES reset during power-up		
u	u	RES reset during normal operation		
0	1	RES wake-up HALT		
1	u	WDT time-out during normal operation		
1	1	WDT wake-up HALT		


Note: "u" means "unchanged"

To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system reset (power-up, WDT time-out or RES reset) or the system awakes from the HALT state.

When a system reset occurs, the SST delay is added during the reset period. Any wake-up from HALT will enable the SST delay.








Reset Circuit

Note: "*" Make the length of the wiring, which is connected to the RES pin as short as possible, to avoid noise interference.

An extra option load time delay is added during system reset (power-up, WDT time-out at normal mode or $\overline{\text{RES}}$ reset).

The states of the registers is summarized in the table.



Reset Configuration

The functional unit chip reset status are shown below.

PC	000H		
Interrupt	Disable		
Prescaler	Clear		
WDT	Clear. After master reset, WDT begins counting		
Timer/Event Counter	Off		
Input/Output Ports	Input mode		
SP	Points to the top of the stack		

Register	Reset (Power On)	WDT time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*	
TMR	XXXX XXXX	XXXX XXXX	xxxx xxxx	XXXX XXXX	սսսս սսսս	
TMRC	00-0 1000	00-0 1000	00-0 1000	00-0 1000	นน-น นนนน	
Program Counter	000H	000H	000H	000H	000H	
MP	-xxx xxxx	-uuu uuuu	-uuu uuuu	-uuu uuuu	-uuu uuuu	
ACC	XXXX XXXX	นนนน นนนน	սսսս սսսս	սսսս սսսս	սսսս սսսս	
TBLP	XXXX XXXX	นนนน นนนน	սսսս սսսս	นนนน นนนน	սսսս սսսս	
TBLH	xx xxxx	uu uuuu	uu uuuu	uu uuuu	uu uuuu	
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu	
INTC	00 -000	00 -000	00 -000	00 -000	uu -uuu	
WDTS	0000 0111	0000 0111	0000 0111	0000 0111	սսսս սսսս	
PA	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս	
PAC	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս	
PB	111	111	111	111	uuu	
PBC	111	111	111	111	uuu	
PC	11	11	11	11	uu	
PCC	11	11	11	11	uu	

Note: "*" means "warm reset"

"u" means "unchanged"

"x" means "unknown"



Timer/Event Counter

A timer/event counter (TMR) is implemented in the microcontroller. The timer/event counter contains an 8-bit programmable count-up counter and the clock may come from an external source or the system clock.


Using external clock input allows the user to count external events, measure time internals or pulse widths, or generate an accurate time base. While using the internal clock allows the user to generate an accurate time base.

The timer/event counter can generate PFD signal by using external or internal clock and PFD frequency is determine by the equation $f_{INT}/[2\times(256-N)]$.

There are 2 registers related to the timer/event counter; TMR ([0DH]), TMRC ([0EH]). Two physical registers are mapped to TMR location; writing TMR makes the starting value be placed in the timer/event counter preload register and reading TMR retrieves the contents of the timer/event counter. The TMRC is a timer/event counter control register, which defines some options. The TM0, TM1 bits define the operating mode. The event count mode is used to count external events, which means the clock source comes from an external (TMR) pin. The timer mode functions as a normal timer with the clock source coming from the f_{INT} clock. The pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR). The counting is based on the f_{INT} clock.

In the event count or timer mode, once the timer/event counter starts counting, it will count from the current contents in the timer/event counter to FFH. Once over-flow occurs, the counter is reloaded from the timer/event counter preload register and generates the interrupt request flag (TF; bit 5 of INTC) at the same time.

In the pulse width measurement mode with the TON and TE bits equal to one, once the TMR has received a transient from low to high (or high to low if the TE bits is "0") it will start counting until the TMR returns to the original level and resets the TON. The measured result will remain in the timer/event counter even if the activated



Label (TMRC)	Bits	Function		
PSC0~PSC2	0~2	To define the prescaler stages, PSC2, PSC1, PSC0= $000: f_{INT}=f_{SYS}/2$ $001: f_{INT}=f_{SYS}/4$ $010: f_{INT}=f_{SYS}/8$ $011: f_{INT}=f_{SYS}/16$ $100: f_{INT}=f_{SYS}/32$ $101: f_{INT}=f_{SYS}/64$ $110: f_{INT}=f_{SYS}/128$ $111: f_{INT}=f_{SYS}/256$		
TE	3	To define the TMR active edge of the timer/event counter (0=active on low to high; 1=active on high to low)		
TON	4	To enable or disable timer counting (0=disabled; 1=enabled)		
5		Unused bit, read as "0"		
TM0 6 TM1 7		To define the operating mode 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused		

Timer/Event Counter



transient occurs again. In other words, only one cycle measurement can be done. Until setting the TON, the cycle measurement will function again as long as it receives further transient pulse. Note that, in this operating mode, the timer/event counter starts counting not according to the logic level but according to the transient edges. In the case of counter overflows, the counter is reloaded from the timer/event counter preload register and issues the interrupt request just like the other two modes. To enable the counting operation, the timer ON bit (TON; bit 4 of TMRC) should be set to 1. In the pulse width measurement mode, the TON will be cleared automatically after the measurement cycle is completed. But in the other two modes the TON can only be reset by instructions. The overflow of the timer/event counter is one of the wake-up sources. No matter what the operation mode is, writing a 0 to ETI can disable the interrupt service.

In the case of timer/event counter OFF condition, writing data to the timer/event counter preload register will also reload that data to the timer/event counter. But if the timer/event counter is turned on, data written to it will only be kept in the timer/event counter preload register. The timer/event counter will still operate until overflow occurs. When the timer/event counter (reading TMR) is read, the clock will be blocked to avoid errors. As clock blocking may results in a counting error, this must be taken into consideration by the programmer.

The bit0~2 of the TMRC can be used to define the pre-scaling stages of the internal clock sources of the timer/event counter. The definitions are as shown. The overflow signal of the timer/event counter can be used to generate PFD signals for buzzer driving.

Input/Output Ports


There are 13 bidirectional input/output lines in the microcontroller, labeled from PA to PC, which are mapped to the data memory of [12H], [14H] and [16H] respectively. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m=12H, 14H or 16H). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PCC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with or without pull-high resistor structures can be reconfigured dynamically (i.e. on-the-fly) under software control. To function as an input, the corresponding latch of the control register must write "1". The input source also depends on the control register. If the control register bit is "1", the input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in the "read-modify-write" instruction.

For output function, CMOS is the only configuration. These control registers are mapped to locations 13H, 15H and 17H.

After a chip reset, these input/output lines remain at high levels or floating state (dependent on pull-high options). Each bit of these input/output latches can be set or cleared by "SET [m].i" and "CLR [m].i" (m=12H, 14H or 16H) instructions.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR





[m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability of waking-up the device. The highest 6-bit of port C and 5 bits of port B are not physically implemented; on reading them a "0" is returned whereas writing then results in a no-operation. See Application note.

There is a pull-high option available for all I/O lines. Once the pull-high option is selected, all I/O lines have pull-high resistors. Otherwise, the pull-high resistors are absent. It should be noted that a non-pull-high I/O line operating in input mode will cause a floating state.

The PB0 and PB1 are pin-shared with BZ and $\overline{\text{BZ}}$ signal, respectively. If the BZ/ $\overline{\text{BZ}}$ option is selected, the output signal in output mode of PB0/PB1 will be the PFD signal generated by timer/event counter overflow signal. The input mode always remaining its original functions. Once the BZ/ $\overline{\text{BZ}}$ option is selected, the buzzer output signals are controlled by PB0 data register only. The I/O functions of PB0/PB1 are shown below.

PB0 I/O	I	I	I	I	0	0	0	0	0	0
PB1 I/O	I	0	0	0	I	Ι	Ι	0	0	0
PB0/PB1 Mode	х	С	в	в	С	В	в	С	В	В
PB0 Data	х	х	0	1	D	0	1	D_0	0	1
PB1 Data	х	D	x	х	х	х	x	D_1	х	х
PB0 Pad Status	Ι	I	I	Ι	D	0	в	D_0	0	В
PB1 Pad Status	I	D	0	В	I	I	Ι	D_1	0	В

Note: I: input; O: output; D, D₀, D₁: data; B: buzzer option, BZ or BZ; x: don't care C: CMOS output The PC0 and PC1 are pin-shared with INT, TMR and pins respectively.

It is recommended that unused or not bonded out I/O lines should be set as output pins by software instruction to avoid consuming power under input floating state.


Low Voltage Reset – LVR

The microcontroller provides low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device is within the range $0.9V \sim V_{LVR}$, such as changing a battery, the LVR will automatically reset the device internally.


The LVR includes the following specifications:

- The low voltage $(0.9V \sim V_{LVR})$ has to remain in their original state to exceed 1ms. If the low voltage state does not exceed 1ms, the LVR will ignore it and do not perform a reset function.
- The LVR uses the "OR" function with the external RES signal to perform chip reset.

The relationship between V_{DD} and V_{LVR} is shown below.



Note: V_{OPR} is the voltage range for proper chip operation at 4MHz system clock.



- Note: *1: To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before entering the normal operation.
 - *2: Since low voltage has to be maintained in its original state and exceed 1ms, therefore 1ms delay enters the reset mode.




Options

The following table shows all kinds of options in the microcontroller. All of the options must be defined to ensure proper system functioning.

Items	Options		
1	WDT clock source: WDTOSC or $f_{SYS}/4$		
2	WDT function: enable or disable		
3	LVR function: enable or disable		
4	CLRWDT instruction(s): one or two clear WDT instruction(s)		
5	System oscillator: RC or crystal		
6	Pull-high resistors (PA~PC): none or pull-high		
7	BZ function: enable or disable		
8	PA0~PA7 wake-up: enable or disable		



Application Circuits



Note: The resistance and capacitance for reset circuit should be designed to ensure that the VDD is stable and remains in a valid range of the operating voltage before bringing RES to high.

"*" Make the length of the wiring, which is connected to the RES pin as short as possible, to avoid noise	
interference.	

Crystal or Resonator	C1, C2	R1	
4MHz Crystal	0pF	10kΩ	
4MHz Resonator	10pF	12kΩ	
3.58MHz Crystal	0pF	10kΩ	
3.58MHz Resonator	25pF	10kΩ	
2MHz Crystal & Resonator	25pF	10kΩ	
1MHz Crystal	35pF	27kΩ	
480kHz Resonator	300pF	9.1kΩ	
455kHz Resonator	300pF	10kΩ	
429kHz Resonator	300pF	10kΩ	
429kHz Resonator The function of the resistor R1 is to ensure that tions occur. Such a low voltage, as mentioned h	the oscillator will switch off s		

tions occur. Such a low voltage, as mentioned here, is one which is less than the lowest value MCU operating voltage. Note however that if the LVR is enabled then R1 can be removed.



Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic		1	
ADD A,[m]	Add data memory to ACC	1	Z,C,AC,OV
ADDM A,[m]	Add ACC to data memory	1 ⁽¹⁾	Z,C,AC,OV
ADD A,x	Add immediate data to ACC	1	Z,C,AC,OV
ADC A,[m] ADCM A,[m] SUB A,x	Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC	1 1 ⁽¹⁾	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV
SUB A,[m]	Subtract data memory from ACC	1	Z,C,AC,OV
SUBM A,[m]	Subtract data memory from ACC with result in data memory	1 ⁽¹⁾	Z,C,AC,OV
SBC A,[m]	Subtract data memory from ACC with carry	1	Z,C,AC,OV
SBCM A,[m]	Subtract data memory from ACC with carry and result in data memory	1 ⁽¹⁾	Z,C,AC,OV
DAA [m]	Decimal adjust ACC for addition with result in data memory	1 ⁽¹⁾	C
Logic Operati		•	0
AND A,[m]	AND data memory to ACC	1	Z
OR A,[m]	OR data memory to ACC		Z
XOR A,[m]	Exclusive-OR data memory to ACC	1	Z
ANDM A,[m]	AND ACC to data memory	1 ⁽¹⁾	Z
ORM A,[m]	OR ACC to data memory	1 ⁽¹⁾	Z
XORM A,[m]	Exclusive-OR ACC to data memory	1 ⁽¹⁾	Z
AND A,x	AND immediate data to ACC	1	Z
OR A,x	OR immediate data to ACC	1	Z
XOR A,x	Exclusive-OR immediate data to ACC	1	Z
CPL [m]	Complement data memory	1 ⁽¹⁾	Z
CPLA [m]	Complement data memory with result in ACC	1	Z
Increment & D	Decrement		
INCA [m]	Increment data memory with result in ACC	1	Z
INC [m]	Increment data memory	1 ⁽¹⁾	Z
DECA [m]	Decrement data memory with result in ACC	1	Z
DEC [m]	Decrement data memory	1 ⁽¹⁾	Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC	1 1 ⁽¹⁾ 1 1 ⁽¹⁾ 1	None None C None
RL [m]	Rotate data memory left	1	None
RLCA [m]	Rotate data memory left through carry with result in ACC	1	C
RLC [m]	Rotate data memory left through carry	1 ⁽¹⁾	C
Data Move	1		
MOV A,[m]	Move data memory to ACC	1	None
MOV [m],A	Move ACC to data memory	1 ⁽¹⁾	None
MOV A,x	Move immediate data to ACC	1	None
Bit Operation			
CLR [m].i	Clear bit of data memory	1 ⁽¹⁾	None
SET [m].i	Set bit of data memory	1 ⁽¹⁾	None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m] TABRDL [m]	Read ROM code (current page) to data memory and TBLH Read ROM code (last page) to data memory and TBLH (This instruction is not valid for HT48R05A-1/HT48C05)	2 ⁽¹⁾ 2 ⁽¹⁾	None None
Miscellaneous	5		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ , PDF ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

- \checkmark : Flag is affected
- -: Flag is not affected
- ⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
- ⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.
- $^{(3)}$: $^{(1)}$ and $^{(2)}$
- ⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the "CLR WDT1" or "CLR WDT2" instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.



Instruction Definition


ADC A,[m]		-	nd carry to							
Description	The contents of the specified data memory, accumulator and the carry flag are added multaneously, leaving the result in the accumulator.									
Operation	$ACC \leftarrow ACC+[m]+C$									
Affected flag(s)										
	то	PDF	OV	Z	AC	С				
		_	\checkmark	\checkmark	\checkmark	\checkmark				
ADCM A,[m]	Add the a	ocumulato	or and carry	/ to data r	nemory					
Description			specified on specified on specified of the result of the r							
Operation	$[m] \leftarrow AC$	C+[m]+C								
Affected flag(s)										
	то	PDF	OV	Z	AC	С				
		_	\checkmark	\checkmark	\checkmark	\checkmark				
ADD A,[m]	Add data	memory to	o the accur	nulator						
Description			specified of		orv and the	accum				
Decomption		the accum				accum				
Operation	$ACC \leftarrow A$	CC+[m]								
Affected flag(s)										
	то	PDF	OV	Z	AC	С				
	_		V	\checkmark	\checkmark	\checkmark				
	_	_			\checkmark	\checkmark				
ADD A,x			a to the acc	cumulator						
ADD A,x Description		ents of the		cumulator						
	The conte	ents of the ator.	a to the acc	cumulator						
Description	The conte accumula	ents of the ator.	a to the acc	cumulator						
Description Operation	The conte accumula	ents of the ator.	a to the acc	cumulator						
Description	The conte accumula ACC ← A	ents of the ator. ACC+x	a to the acc	cumulator	specified o	lata are a				
Description Operation Affected flag(s)	The conte accumula ACC ← A TO 	PDF	a to the acc accumulate OV √	cumulator or and the Z √	specified c AC √	lata are a				
Description Operation Affected flag(s)	The conte accumula ACC ← A TO Add the a	ents of the ttor. ACC+x PDF 	a to the acc accumulate OV √ or to the da	cumulator or and the Z √ ta memor	specified c AC √	lata are a C √				
Description Operation Affected flag(s)	The conte accumula ACC ← A TO Add the a The conte	ents of the ttor. ACC+x PDF 	a to the acc accumulate OV √ or to the da specified o	cumulator or and the Z √ ta memor	specified c AC √	lata are a C √				
Description Operation Affected flag(s)	The conte accumula ACC ← A TO Add the a The conte	PDF PDF CC+x PDF CCumulato ents of the the data m	a to the acc accumulate OV √ or to the da specified o	cumulator or and the Z √ ta memor	specified c AC √	lata are a C √				
Description Operation Affected flag(s) ADDM A,[m] Description	The conte accumula ACC ← A TO Add the a The conte stored in	PDF PDF CC+x PDF CCumulato ents of the the data m	a to the acc accumulate OV √ or to the da specified o	cumulator or and the Z √ ta memor	specified c AC √	lata are a C √				
Description Operation Affected flag(s) ADDM A,[m] Description Operation	The conte accumula ACC ← A TO Add the a The conte stored in	PDF PDF CC+x PDF CCumulato ents of the the data m	a to the acc accumulate OV √ or to the da specified o	cumulator or and the Z √ ta memor	specified c AC √	lata are a C √				



AND A,[m]	Logical A	ND accun	nulator with	n data mer	norv					
Description	Data in the accumulator and the specified data memory perform a bitwise logical_AND eration. The result is stored in the accumulator.									
Operation	$ACC \leftarrow A$	ACC "AND	" [m]							
Affected flag(s)										
	то	PDF	OV	Z	AC	С				
		_	_	\checkmark		_				
			Pata data i							
AND A,x	Logical AND immediate data to the accumulator Data in the accumulator and the specified data perform a bitwise logical_AND operation									
Description			in the acc	-	ed data pe	rform a bi				
Operation		ACC "AND								
Affected flag(s)										
	ТО	PDF	OV	Z	AC	С				
	_		_			_				
ANDM A,[m]	Logical A	ND data n	nemory wit	th the accu	umulator					
Description			d data men is stored in	-		lator perfo				
Operation	[m] ← AC	C "AND"	[m]							
Affected flag(s)										
	то	PDF	OV	Z	AC	С				
		_		\checkmark	—	—				
CALL addr	Subroutir	ne call								
Description			conditionall	v calls a s	ubroutine	located a				
·	program this onto	counter ind the stack.	crements o The indica at this add	nce to obta ated addre	ain the add	lress of the				
Operation	Stack \leftarrow	PC+1								
	$PC \gets ad$	dr								
Affected flag(s)										
	то	PDF	OV	Z	AC	С				
		_				—				
CLR [m]	Clear dat	0 20000								
		a memory		data mam	on, oro ola	arad to 0				
Description			specified	uala mem	ory are cle	aieu lo 0.				
Operation Affected flag(s)	[m] ← 00	н								
,	то	PDF	OV	Z	AC	С				



	Clear bit o	of data me	emory			
Description	The bit i c	f the spec	ified data	memory is	s cleared to	o 0.
Operation	[m].i ← 0					
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
CLR WDT	Clear Wa	tchdog Tir	ner			
Description	The WDT cleared.	is cleared	(clears the	e WDT). Ti	he power c	lown bit (l
Operation	WDT \leftarrow 0 PDF and					
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	0	0				
CLR WDT1	Preclear \	Natchdog	Timer			
Description Operation	of this inst	ruction wi	WDT2, cle thout the o has been	ther precle	ear instruct	ion just se
Operation	PDF and					
Affected flag(s)						
Anecieu nay(s)						
	то	PDF	OV	Z	AC	С
אוופטופט וומש(ש)	TO 0*	PDF 0*	OV	Z	AC	с —
CLR WDT2		0*	_	Z	AC	C
	0* Preclear \ Together of this ins	0* Watchdog with CLR v truction w	_	ars the WI	DT. PDF an	nd TO are
CLR WDT2	0* Preclear \ Together of this ins	0* Watchdog with CLR ¹ truction w instruction 0H*	Timer WDT1, cle ithout the	ars the WI	DT. PDF an	nd TO are
CLR WDT2 Description	0* Preclear M Together of this ins plies this WDT ← 0	0* Watchdog with CLR ¹ truction w instruction 0H*	Timer WDT1, cle ithout the	ars the WI	DT. PDF an	nd TO are
CLR WDT2 Description Operation	0* Preclear M Together of this ins plies this WDT ← 0	0* Watchdog with CLR ¹ truction w instruction 0H*	Timer WDT1, cle ithout the	ars the WI	DT. PDF an	nd TO are
CLR WDT2 Description Operation	0^* Preclear V Together of this ins plies this WDT ← 0 PDF and	0^* Watchdog with CLR ¹ truction w instruction 0H [*] TO $\leftarrow 0^*$	Timer WDT1, cle ithout the has been	ars the Wi other prec executed	DT. PDF and the T	nd TO are ction, set O and PE
CLR WDT2 Description Operation	0^* Preclear V Together of this ins plies this WDT $\leftarrow 0$ PDF and TO	0^* Watchdog with CLR ¹ truction w instruction 0H [*] TO $\leftarrow 0^*$ PDF 0 [*]	Timer WDT1, cle ithout the has been OV	ars the Wi other prec executed	DT. PDF and the T	nd TO are ction, set O and PE
CLR WDT2 Description Operation Affected flag(s)	0^* Preclear V Together of this ins plies this WDT $\leftarrow 0$ PDF and TO 0^* Complem Each bit of	0^* Watchdog with CLR 1^* truction w instruction $0H^*$ TO $\leftarrow 0^*$ PDF 0^* ent data r of the spec	Timer WDT1, cle ithout the has been OV	ars the WI other prec executed Z memory i	DT. PDF and the Transformed and the Transforme	nd TO are ction, set O and PE C C complem
CLR WDT2 Description Operation Affected flag(s)	0^* Preclear V Together of this ins plies this WDT $\leftarrow 0$ PDF and TO 0^* Complem Each bit of	0^* Watchdog with CLR ¹ truction w instruction 0H* TO $\leftarrow 0^*$ PDF 0^* ent data r of the spec- viously co	Timer WDT1, cle ithout the has been OV OV nemory cified data	ars the WI other prec executed Z memory i	DT. PDF and the Transformed and the Transforme	nd TO are ction, set O and PE C C complem
CLR WDT2 Description Operation Affected flag(s) CPL [m] Description	0^* Preclear V Together v of this ins plies this WDT ← 0 PDF and TO 0^* Complem Each bit of which pre	0^* Watchdog with CLR ¹ truction w instruction 0H* TO $\leftarrow 0^*$ PDF 0^* ent data r of the spec- viously co	Timer WDT1, cle ithout the has been OV OV nemory cified data	ars the WI other prec executed Z memory i	DT. PDF and the Transformed and the Transforme	nd TO are ction, set O and PE C C complem
CLR WDT2 Description Operation Affected flag(s) CPL [m] Description Operation	0^* Preclear V Together v of this ins plies this WDT ← 0 PDF and TO 0^* Complem Each bit of which pre	0^* Watchdog with CLR ¹ truction w instruction 0H* TO $\leftarrow 0^*$ PDF 0^* ent data r of the spec- viously co	Timer WDT1, cle ithout the has been OV OV nemory cified data	ars the WI other prec executed Z memory i	DT. PDF and the Transformed and the Transforme	nd TO are ction, set O and PE C C complem





HALT	Enter nov	ver down r	node			
Description	This instruction the RAM a	uction stop and registe	os program ers are reta the WDT t	ined. The	WDT and	prescaler
Operation	$PC \leftarrow PC$ $PDF \leftarrow 1$ $TO \leftarrow 0$				()	
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	0	1	—	_		
INC [m]	Incremen	t data mer	nory			
Description	Data in th	e specifie	d data mer	mory is inc	remented	by 1
Operation	[m] ← [m]	+1				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	_	_	_	\checkmark		_
Operation Affected flag(s)	ACC ← [r TO	PDF	OV	Z	AC	С
	_	_		\checkmark		
JMP addr	Directly ju	ımp				
Description			er are repla this destir		he directly	-specified
Operation	PC ←add	lr				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		_				
MOV A,[m]	Move dat	a memory	to the acc	umulator		
Description	The conte	ents of the	specified	data mem	ory are co	pied to the
Operation	$ACC \leftarrow [r$	n]				
Affected flag(s)						
/ mootou mag(o)						
,eeteeg(e)	ТО	PDF	OV	Z	AC	С



MOV A,x	Move immediate data to the accumulator	
Description	The 8-bit data specified by the code is loaded into the accumulator.	r.
Operation	$ACC \leftarrow x$	
Affected flag(s)		
	TO PDF OV Z AC C	
MOV [m],A	Move the accumulator to data memory	
Description	The contents of the accumulator are copied to the specified data me memories).	emory (one c
Operation	[m] ←ACC	
Affected flag(s)		
	TO PDF OV Z AC C	
NOP	No operation	
Description	No operation is performed. Execution continues with the next instru	uction
Operation	$PC \leftarrow PC+1$	
Affected flag(s)		
, mooled hag(s)	TO PDF OV Z AC C	
OR A,[m]		
OR A,[m] Description	Logical OR accumulator with data memory Data in the accumulator and the specified data memory (one of the	
Description	Logical OR accumulator with data memory	
Description	Logical OR accumulator with data memory Data in the accumulator and the specified data memory (one of the	
Description	Logical OR accumulator with data memory Data in the accumulator and the specified data memory (one of the form a bitwise logical_OR operation. The result is stored in the accu	
Description	Logical OR accumulator with data memory Data in the accumulator and the specified data memory (one of the form a bitwise logical_OR operation. The result is stored in the accu	
Description	Logical OR accumulator with data memory Data in the accumulator and the specified data memory (one of the form a bitwise logical_OR operation. The result is stored in the accu ACC ← ACC "OR" [m]	
Description Operation Affected flag(s)	$ -$ Logical OR accumulator with data memory Data in the accumulator and the specified data memory (one of the form a bitwise logical_OR operation. The result is stored in the accuracy ACC \leftarrow ACC "OR" [m] TO PDF OV Z AC C	
Description Operation Affected flag(s) OR A,x	Image: marked state in the accumulator with data memory Data in the accumulator and the specified data memory (one of the form a bitwise logical_OR operation. The result is stored in the accumulator ACC \leftarrow ACC "OR" [m] Image: marked state data in the accumulator of the accumulator and the specified data memory (one of the form a bitwise logical_OR operation. The result is stored in the accumulator accumulator and the specified data memory (one of the form a bitwise logical_OR operation. The result is stored in the accumulator accumulat	cumulator.
Description Operation Affected flag(s)	Image: marked state in the accumulator with data memory Data in the accumulator and the specified data memory (one of the form a bitwise logical_OR operation. The result is stored in the accumulator accumulator and the specified data memory (one of the form a bitwise logical_OR operation. The result is stored in the accumulator accumulator accumulator and the specified data memory (one of the form a bitwise logical_OR operation. The result is stored in the accumulator accumulator accumulator and the specified data memory (one of the form a bitwise logical_OR operation. The result is stored in the accumulator accumula	cumulator.
Description Operation Affected flag(s) OR A,x	Image: marked state in the accumulator with data memory Data in the accumulator and the specified data memory (one of the form a bitwise logical_OR operation. The result is stored in the accuracy ACC \leftarrow ACC "OR" [m] Image: marked state of the accumulator of the accuracy Logical OR immediate data to the accumulator Data in the accumulator and the specified data perform a bitwise	cumulator.
Description Operation Affected flag(s) OR A,x Description	Image: constraint of the section o	cumulator.
Description Operation Affected flag(s) OR A,x Description Operation	Image: constraint of the section o	cumulator.
Description Operation Affected flag(s) OR A,x Description Operation	$ -$ Logical OR accumulator with data memory Data in the accumulator and the specified data memory (one of the form a bitwise logical_OR operation. The result is stored in the accum ACC \leftarrow ACC "OR" [m] $\overline{\text{TO}}$ PDF OV Z AC C $ $ $ -$ Logical OR immediate data to the accumulator Data in the accumulator and the specified data perform a bitwise I The result is stored in the accumulator. ACC \leftarrow ACC "OR" x	cumulator.
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s)	Image: constraint of the second constraints Image: constraint of the second constraints Logical OR accumulator with data memory Data in the accumulator and the specified data memory (one of the form a bitwise logical_OR operation. The result is stored in the accumate of the form a bitwise logical_OR operation. The result is stored in the accumate of the form a bitwise logical_OR (m) Image: To result is constraint of the accumate of the form a bitwise logical OR immediate data to the accumulator Logical OR immediate data to the accumulator Data in the accumulator and the specified data perform a bitwise logical is stored in the accumulator. ACC \leftarrow ACC "OR" x Image: To result is stored in the accumulator. Image: To result is stored in the accumulator. ACC \leftarrow ACC "OR" x Image: To result is stored in the accumulator. Image: To result is stored in the accumulator. Image: ACC "OR" x	cumulator.
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m]	Image: constraint of the second constraints Image: constraint of the second constraint of the secon	logical_OR d
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s)	Image: constraint of the second constraints Image: constraint of the second constraints Logical OR accumulator with data memory Data in the accumulator and the specified data memory (one of the form a bitwise logical_OR operation. The result is stored in the accumate of the form a bitwise logical_OR operation. The result is stored in the accumate of the form a bitwise logical_OR (m) Image: To result is constraint of the accumate of the form a bitwise logical OR immediate data to the accumulator Logical OR immediate data to the accumulator Data in the accumulator and the specified data perform a bitwise logical is stored in the accumulator. ACC \leftarrow ACC "OR" x Image: To result is stored in the accumulator. Image: To result is stored in the accumulator. ACC \leftarrow ACC "OR" x Image: To result is stored in the accumulator. Image: To result is stored in the accumulator. Image: ACC "OR" x	logical_OR o
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m]	Image: constraint of the second state in the accumulator with data memory Data in the accumulator and the specified data memory (one of the form a bitwise logical_OR operation. The result is stored in the accumulator ACC \leftarrow ACC "OR" [m] Image: constraint of the accumulator of the accumulator Logical OR immediate data to the accumulator Data in the accumulator and the specified data perform a bitwise I The result is stored in the accumulator Data in the accumulator and the specified data perform a bitwise I The result is stored in the accumulator. ACC \leftarrow ACC "OR" x Image: constraint of the accumulator Logical OR data memory with the accumulator Logical OR data memory with the accumulator Data in the data memory (one of the data memories) and the accumulator	logical_OR o
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description	Image: constraint of the second constraints Logical OR accumulator with data memory Data in the accumulator and the specified data memory (one of the form a bitwise logical_OR operation. The result is stored in the accurate of the form a bitwise logical_OR operation. The result is stored in the accurate of the form a bitwise logical_OR operation. The result is stored in the accumulator TO PDF OV Z AC C Image: Imag	logical_OR o
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description Operation	Image: constraint of the second constraints Logical OR accumulator with data memory Data in the accumulator and the specified data memory (one of the form a bitwise logical_OR operation. The result is stored in the accurate of the form a bitwise logical_OR operation. The result is stored in the accurate of the form a bitwise logical_OR operation. The result is stored in the accumulator TO PDF OV Z AC C Image: Imag	logical_OR o



RET	Return fro	m subrou	tine								
Description	The progr	am counte	er is restor	ed from th	e stack. T	his is a 2-					
Operation	PC ← Sta	ck									
Affected flag(s)											
	то	PDF	OV	Z	AC	С					
		—	_	_	_	_					
RET A,x	Return an	d place in	nmediate c	lata in the	accumula	tor					
Description	The program counter is restored from the stack and the accumulator loaded with the sp fied 8-bit immediate data.										
Operation	$PC \leftarrow Sta$ ACC $\leftarrow x$	$PC \leftarrow Stack$									
Affected flag(s)											
	то	PDF	OV	Z	AC	С					
			_	_							
RETI	Return fro	m interrur	ot								
Description	The progr EMI bit. E	am counte	er is restor								
Operation	$PC \leftarrow Sta$ $EMI \leftarrow 1$			(0	, ,						
Affected flag(s)											
	то	PDF	OV	Z	AC	С					
RL [m]	Rotate da	ta memor	v left								
Description	The conte			ata memo	ry are rota	ted 1 bit le					
Operation	[m].(i+1) ∢ [m].0 ← [r	– [m].i; [m			-						
Affected flag(s)											
	то	PDF	OV	Z	AC	С					
	_										
RLA [m]	Rotate da	ta memor	y left and p	place resul	t in the ac	cumulator					
Description	Data in the rotated rea	e specified	l data men	nory is rota	ted 1 bit le	eft with bit 7					
Operation	ACC.(i+1) ACC.0 ←		m].i:bit i of	the data r	memory (i	=0~6)					
Affected flag(s)											
	то	PDF	OV	Z	AC	С					
		-				-					



	Rotate data memory left through carry									
Description	The contents of the specified data memory and the carry flag are rotated 1 bit left. Bit 7 re places the carry bit; the original carry flag is rotated into the bit 0 position.									
Operation	[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) [m].0 \leftarrow C C \leftarrow [m].7									
Affected flag(s)										
	TO PDF OV Z AC C									
RLCA [m]	Rotate left through carry and place result in the accumulator									
Description	Data in the specified data memory and the carry flag are rotated 1 bit left. Bit 7 replac carry bit and the original carry flag is rotated into bit 0 position. The rotated result is a in the accumulator but the contents of the data memory remain unchanged.									
Operation	ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 \leftarrow C C \leftarrow [m].7									
Affected flag(s)										
	TO PDF OV Z AC C									
RR [m]	Rotate data memory right									
Description										
Becomption	The contents of the specified data memory are rotated 1 bit right with bit 0 rotated to b									
	[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)									
Operation										
Operation	[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)									
Operation	[m].i ← [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 ← [m].0									
Operation Affected flag(s)	[m].i ← [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 ← [m].0									
Operation Affected flag(s) RRA [m]	$[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)$ $[m].7 \leftarrow [m].0$ $TO PDF OV Z AC C$ $$									
Operation Affected flag(s) RRA [m] Description	[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 \leftarrow [m].0 $\boxed{TO PDF OV Z AC C}$ $- - - - - - - - - - $									
Operation Affected flag(s) RRA [m] Description Operation	$[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)$ $[m].7 \leftarrow [m].0$ $\boxed{TO PDF OV Z AC C}$ $$									
Operation Affected flag(s) RRA [m] Description Operation	$[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)$ $[m].7 \leftarrow [m].0$ $\boxed{TO PDF OV Z AC C}$ $$									
Operation Affected flag(s) RRA [m] Description Operation	$[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)$ $[m].7 \leftarrow [m].0$ $\boxed{TO PDF OV Z AC C}$ $$									
Operation Affected flag(s) RRA [m] Description Operation Affected flag(s)	$[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)$ $[m].7 \leftarrow [m].0$ $\boxed{TO PDF OV Z AC C}$ $$									
Operation Affected flag(s)	$[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)$ $[m].7 \leftarrow [m].0$ $\boxed{TO PDF OV Z AC C}$ $____________________________________$									
Operation Affected flag(s) RRA [m] Description Operation Affected flag(s) RRC [m]	[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 \leftarrow [m].0 TO PDF OV Z AC C 									
Operation Affected flag(s) RRA [m] Description Operation Affected flag(s) RRC [m] Description	$[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)$ $[m].7 \leftarrow [m].0$ $\boxed{TO PDF OV Z AC C}{$									
Operation Affected flag(s) RRA [m] Description Operation Affected flag(s) RRC [m] Description Operation	$[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)$ $[m].7 \leftarrow [m].0$ $\boxed{TO PDF OV Z AC C}{$									



						•					
RRCA [m]	Rotate ric	ht throug	n carry and	l place res	sult in the a	ccumulat					
Description	-	Data of the specified data memory and the carry flag are rotated 1 bit right. Bit 0 repl									
	-	the carry bit and the original carry flag is rotated into the bit 7 position. The rotated resustored in the accumulator. The contents of the data memory remain unchanged.									
Operation	ACC.i ←	ACC.i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)									
	ACC.7 ←	С									
	C ← [m].0	0									
Affected flag(s)											
	то	PDF	OV	Z	AC	С					
		_		_	_	\checkmark					
SBC A,[m]	Subtract	data mem	ory and ca	rry from th	ne accumul	ator					
Description			•		ory and the						
Operation	ACC ← A			louving a							
Affected flag(s)		.00.[11].	0								
	то	PDF	OV	Z	AC	С					
		_	√	√	~						
			,								
SBCM A,[m]	Subtract	data mem	ory and ca	rry from th	ne accumul	ator					
Description			•		ory and the						
	tracted fro	om the ac	cumulator,	leaving th	ne result in	the data r					
Operation	$[m] \leftarrow AC$	C+[m]+C									
Affected flag(s)											
	то	PDF	OV	Z	AC	С					
		_	\checkmark	V	\checkmark	\checkmark					
SDZ [m]	Skip if de	crement d	ata memo	ry is 0							
Description			•		ory are decr						
					he following dummy cy						
					the next in						
Operation	Skip if ([m	n]–1)=0, [r	n] ← ([m]–	1)							
Affected flag(s)		, , , , , , , , , , , , , , , , , , ,		,							
3()	то	PDF	OV	Z	AC	С					
		_				_					
SDZA [m]	Decreme	nt data me	emory and	place res	ult in ACC,	skip if 0					
Description	The conte	ents of the	specified o	lata memo	ory are decr	emented					
					d in the acc						
	-				g instructio vcle is repla						
					instruction	v					
Operation	Skip if ([n	n]–1)=0, A	CC ← ([m]]–1)							
Affected flag(s)											
• • •											
	ТО	PDF	OV	Z	AC	С					
	ТО	PDF	OV	Z	AC	С					



SET [m]	Set data memory										
Description	Each bit of the specified data memory is set to 1.										
Operation	[m] ← FFH										
Affected flag(s)											
	то	PDF	OV	Z	AC	С					
	_	_		_		_					
		-									
SET [m]. i	Set bit of										
Description	Bit i of the	specified	data mem	iory is set	to 1.						
Operation	[m].i ← 1										
Affected flag(s)							í.				
	ТО	PDF	OV	Z	AC	С					
				—							
SIZ [m]	Skip if inc	rement da	ta memory	/ is 0							
Description	•				orv are inc	remented b	by 1. If the result is 0, the fol-				
			•				ecution, is discarded and a				
			-	et the prop	er instruct	ion (2 cycl	es). Otherwise proceed with				
Onemation	the next in										
Operation	Skip if ([m]+1)=0, [m	ı] ← ([m]+	1)							
Affected flag(s)	то		01/	7		0					
	ТО	PDF	OV	Z	AC	С					
				—							
SIZA [m]	Increment	data men	nory and p	lace result	t in ACC, s	skip if 0					
Description							y 1. If the result is 0, the next				
							ulator. The data memory re-				
		•		-	0	-	etched during the current in- replaced to get the proper				
						-	ction (1 cycle).				
Operation	Skip if ([m]+1)=0, A0	CC ← ([m]	+1)							
Affected flag(s)		. , .		,							
	то	PDF	OV	Z	AC	С					
	_										
SNZ [m].i	Skip if bit	i of the da	ta memory	/ is not 0							
Description		•		•			n is skipped. If bit i of the data				
	-		-			-	current instruction execution, instruction (2 cycles). Other-				
	wise proce				-						
Operation	Skip if [m]	.i≠0									
Affected flag(s)											
	то	PDF	OV	Z	AC	С					
	_	_	_	_							
	L		1			I					

HOLTEK	

SUB A,[m]	Subtract	tata mem	ory from th	e accumul	lator	
Description	The spec		nemory is			contents c
Operation	$ACC \leftarrow A$.CC+[m]+	1			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		_	\checkmark	\checkmark	\checkmark	\checkmark
SUBM A,[m]	Subtract	data mem	ory from th	e accumu	lator	
Description		ified data r he data m	nemory is emory.	subtracted	from the c	contents c
Operation	$[m] \leftarrow AC$	C+[m]+1				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		_		\checkmark	\checkmark	\checkmark
SUB A,x	Subtract i	mmediate	data from	the accun	nulator	
Description			specified	-		cted from
Operation	$ACC \leftarrow A$	CC+x+1				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	_	_	\checkmark	\checkmark	\checkmark	\checkmark
SWAP [m]	Swap nib	bles withir	n the data i	memory		
Description		order and l nterchang	high-order ed.	nibbles of	the specif	ied data r
Operation	[m].3~[m]	.0 ↔ [m].7	7~[m].4			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		—	_	—		
SWAPA [m]	Swap dat	a memorv	and place	e result in t	he accumi	ulator
Description	•		nigh-order			
			accumula		•	
Operation	ACC.3~A	CC.0 ← [r	m].7~[m].4			
	ACC.7~A	CC.4 ← [r	n].3~[m].0			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	_	_	_	_	_	_
	·					



	•	a memory						
Description			•				ng instruction, fe / cycle is replac	
							t instruction (1	-
Operation	Skip if [m]		,				,	,
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С]	
			_					
SZA [m]	Move data	a memory	to ACC, s	kip if 0				
Description			•		• •		ccumulator. If th	
		-			-		ction execution, 2 cycles). Othen	
			tion (1 cyc	-	, p. op c			nee preces
Operation	Skip if [m]	=0						
Affected flag(s)	_						_	
	ТО	PDF	OV	Z	AC	С		
	_	_	_	_				
			1	1	1]	
SZ [m].i	Skip if bit	i of the da	ta memory	y is 0				
Description		•		•		-	on, fetched durir	-
							iced to get the pi	oper instru
				Jeeu wiin				
Operation		,	innee pres			struction (r oyoloj.	
·	Skip if [m]	,	p			Struction (1 090109.	
•	Skip if [m]	.i=0]	
Operation Affected flag(s)		,	OV	Z	AC	C		
•	Skip if [m]	.i=0]	
Affected flag(s)	Skip if [m]	.i=0 PDF	OV	Z 	AC	C		
Affected flag(s) TABRDC [m]	Skip if [m] TO Move the	.i=0 PDF — ROM cod	OV — e (current	Z — page) to T	AC — BLH and	C — data mem	bry	LP) is move
Affected flag(s) TABRDC [m]	Skip if [m] TO Move the The low by	PDF PDF ROM cod	OV — e (current M code (cu	Z — page) to ⊺ rrent page	AC — BLH and	C — data memore ed by the ta		
Affected flag(s) TABRDC [m] Description	Skip if [m] TO Move the The low by	PDF PDF ROM cod yte of ROI	OV — e (current M code (cu	Z — page) to ⊺ rrent page	AC — BLH and	C — data memore ed by the ta	ory able pointer (TB	
Affected flag(s) TABRDC [m] Description	Skip if [m] TO Move the The low b to the spe [m] \leftarrow RO	PDF PDF ROM cod yte of ROI cified data	OV — e (current M code (cu	Z page) to T rrent page and the hi	AC — BLH and	C — data memore ed by the ta	ory able pointer (TB	
Affected flag(s) TABRDC [m] Description Operation	Skip if [m] TO Move the The low b to the spe [m] \leftarrow RO	PDF PDF ROM cod yte of ROI cified data	OV — e (current M code (cu a memory ow byte)	Z page) to T rrent page and the hi	AC — BLH and	C — data memore ed by the ta	ory able pointer (TB	
•	Skip if [m] TO Move the The low b to the spe [m] \leftarrow RO	PDF PDF ROM cod yte of ROI cified data	OV — e (current M code (cu a memory ow byte)	Z page) to T rrent page and the hi	AC — BLH and	C — data memore ed by the ta	ory able pointer (TB	
Affected flag(s) TABRDC [m] Description Operation	Skip if [m] TO Move the The low b to the spe [m] \leftarrow RO TBLH \leftarrow F	PDF PDF ROM cod yte of ROI cified data M code (I ROM code	OV e (current M code (cu a memory ow byte) e (high byte	Z page) to T rrent page and the hi e)	AC — BLH and address gh byte tra	C — data memory ed by the ta ansferred t	ory able pointer (TB	
Affected flag(s) TABRDC [m] Description Operation Affected flag(s)	Skip if [m] TO — Move the The low by to the spe [m] \leftarrow RO TBLH \leftarrow F	I.i=0 PDF ROM cod yte of ROI cified data DM code (I ROM code PDF	OV e (current M code (cu a memory ow byte) e (high byte OV 	Z page) to 7 rrent page and the hi e) Z	AC — BLH and address gh byte tra AC —	C data memory ed by the ta ansferred t	ory able pointer (TB	,
Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m]	Skip if [m] TO Move the The low by to the spe [m] \leftarrow RO TBLH \leftarrow F	I.i=0 PDF ROM cod yte of ROI beified data M code (I ROM code PDF PDF ROM code ROM code	OV e (current M code (cu a memory ow byte) e (high byte OV OV e (last pag	Z page) to T rrent page and the hi e) Z ue) to TBL	AC BLH and addresse gh byte tra AC AC H and data	C data memory	ory able pointer (TB o TBLH directly.	
Affected flag(s) TABRDC [m] Description Operation Affected flag(s)	Skip if [m] TO 	I.i=0 PDF ROM cod yte of ROI boified data M code (I ROM code PDF ROM cod yte of RO	OV e (current M code (cu a memory ow byte) e (high byte OV 0V e (last pag M code (la	Z page) to T rrent page and the hi e) Z L e) to TBL st page) a	AC BLH and addressa gh byte tra AC AC H and data ddressed	C data memory by the table	ory able pointer (TB o TBLH directly.	
Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m]	Skip if $[m]$ TO - Move the The low by to the spee $[m] \leftarrow RO$ TBLH \leftarrow F TO - Move the The low b the low b the low b	I.i=0 PDF ROM cod yte of ROI boinded data M code (I ROM code PDF ROM cod yte of RO yte of RO nemory ar	OV e (current M code (cu a memory ow byte) e (high byte OV OV e (last pag	Z page) to T rrent page and the hi e) Z L le) to TBL st page) a byte tran	AC BLH and addressed addressed AC AC H and data addressed sferred to	C data memore ansferred t C C a memory by the tabl TBLH dire	ory able pointer (TB o TBLH directly.	
Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m]	Skip if $[m]$ TO - Move the The low by to the spee $[m] \leftarrow RO$ TBLH \leftarrow F TO - Move the The low b the low b the low b	PDF ROM cod yte of ROI cified data M code (I ROM code PDF ROM code yte of RO nemory ar this instru	OV e (current M code (cu a memory bow byte) e (high byte OV OV e (last pag M code (la nd the high ction is no	Z page) to T rrent page and the hi e) Z L le) to TBL st page) a byte tran	AC BLH and addressed addressed AC AC H and data addressed sferred to	C data memore ansferred t C C a memory by the tabl TBLH dire	ory able pointer (TB o TBLH directly.	
Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m] Description	Skip if $[m]$ TO TO Move the The low by to the species $[m] \leftarrow RO$ TBLH $\leftarrow F$ TO TO Move the The low b the data m Note that $[m] \leftarrow RO$	PDF ROM cod yte of ROI coffied data of Code (I ROM code (I ROM code PDF ROM cod yte of RO yte of RO nemory ar this instru W code (I	OV e (current M code (cu a memory bow byte) e (high byte OV OV e (last pag M code (la nd the high ction is no	Z page) to 7 rrent page and the hi e) Z le) to TBL st page) a byte tran t valid for	AC BLH and addressed addressed AC AC H and data addressed sferred to	C data memore ansferred t C C a memory by the tabl TBLH dire	ory able pointer (TB o TBLH directly.	
Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m] Description Operation	Skip if $[m]$ TO TO Move the The low by to the species $[m] \leftarrow RO$ TBLH $\leftarrow F$ TO TO Move the The low b the data m Note that $[m] \leftarrow RO$	PDF ROM cod yte of ROI coffied data of Code (I ROM code (I ROM code PDF ROM cod yte of RO yte of RO nemory ar this instru W code (I	OV e (current d code (cu a memory ow byte) e (high byte OV OV e (last pag M code (la nd the high ction is no ow byte)	Z page) to 7 rrent page and the hi e) Z le) to TBL st page) a byte tran t valid for	AC BLH and addressed addressed AC AC H and data addressed sferred to	C data memore ansferred t C C a memory by the tabl TBLH dire	ory able pointer (TB o TBLH directly.	
Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m] Description	Skip if $[m]$ TO TO Move the The low by to the species $[m] \leftarrow RO$ TBLH $\leftarrow F$ TO TO Move the The low b the data m Note that $[m] \leftarrow RO$	PDF ROM cod yte of ROI coffied data of Code (I ROM code (I ROM code PDF ROM cod yte of RO yte of RO nemory ar this instru W code (I	OV e (current d code (cu a memory ow byte) e (high byte OV OV e (last pag M code (la nd the high ction is no ow byte)	Z page) to 7 rrent page and the hi e) Z le) to TBL st page) a byte tran t valid for	AC BLH and addressed addressed AC AC H and data addressed sferred to	C data memore ansferred t C C a memory by the tabl TBLH dire	ory able pointer (TB o TBLH directly.	




XOR A,[m]	Logical X	OR accum	ulator with	ı data men	nory	
Description			lator and t and the re			51
Operation	$ACC \leftarrow A$	CC "XOR	" [m]			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	_			\checkmark	_	_
XORM A,[m]	Logical X	OR data m	nemory wit	h the accu	mulator	
Description			d data me The result			•
Operation	$[m] \leftarrow AC$	C "XOR"	[m]			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		_	_	\checkmark		
XOR A,x	Logical X	OR immed	liate data t	o the accu	imulator	
Description			ator and th s stored in	•	•	
Operation	$ACC \leftarrow A$	CC "XOR	″ x			
Affected flag(s)						
	то	PDF	OV	Z	AC	С

Rev. 1.10



Package Information

16-pin SSOP (150mil) Outline Dimensions






Symbol	Dimensions in mil				
Symbol	Min.	Nom.	Max.		
A	228	_	244		
В	150	_	157		
С	8	_	12		
C′	189	_	197		
D	54		60		
E	_	25	_		
F	4		10		
G	22		28		
н	7	_	10		
α	0°		8°		




18-pin DIP (300mil) Outline Dimensions




Symbol	Dimensions in mil				
Symbol	Min.	Nom.	Max.		
A	895	_	915		
В	240	_	260		
С	125	_	135		
D	125		145		
E	16	_	20		
F	50		70		
G	_	100			
Н	295		315		
I	335		375		
α	0°	—	15°		



18-pin SOP (300mil) Outline Dimensions






Symbol	Dimensions in mil				
Symbol	Min.	Nom.	Max.		
А	394	_	419		
В	290	_	300		
С	14	_	20		
C′	447	_	460		
D	92	_	104		
E	_	50	_		
F	4	_	_		
G	32	_	38		
Н	4	_	12		
α	0°	_	10°		



Product Tape and Reel Specifications

Reel Dimensions



SSOP 16S


Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13.0+0.5 0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	12.8+0.3 0.2
T2	Reel Thickness	18.2±0.2

SOP 18W

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13.0+0.5 0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8+0.3 0.2
T2	Reel Thickness	30.2±0.2



Carrier Tape Dimensions



SSOP 16S

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	12.0+0.3 _0.1
Р	Cavity Pitch	8.0±0.1
Е	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	5.5±0.1
D	Perforation Diameter	1.55±0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	6.4±0.1
B0	Cavity Width	5.2±0.1
K0	Cavity Depth	2.1±0.1
t	Carrier Tape Thickness	0.30±0.05
С	Cover Tape Width	9.3

SOP 18W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0+0.3 _0.1
Р	Cavity Pitch	16.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5±0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.9±0.1
B0	Cavity Width	12.0±0.1
K0	Cavity Depth	2.8±0.1
t	Carrier Tape Thickness	0.3±0.05
С	Cover Tape Width	21.3

Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office)

43F, SEG Plaza, Shen Nan Zhong Road, Shenzhen, Ćhina 518031 Tel:0755-83465589 Fax:0755-83465590 ISDN : 0755-8346559

Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel:010-66410030, 66417751, 66417752 Fax:010-66410125

Holmate Semiconductor, Inc. (North America Sales Office)

46712 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2004 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.