# DATA SHEET



# MOS INTEGRATED CIRCUIT $\mu PD720114$

# ECOUSB<sup>™</sup> Series USB 2.0 HUB CONTROLLER

The  $\mu$ PD720114 is a USB 2.0 hub device that complies with the Universal Serial Bus (USB) Specification Revision 2.0 and works up to 480 Mbps. USB 2.0 compliant transceivers are integrated for upstream and all downstream ports. The  $\mu$ PD720114 works backward compatible either when any one of the downstream ports is connected to a USB 1.1 compliant device, or when the upstream port is connected to a USB 1.1 compliant host.

Detailed function descriptions are provided in the following user's manual. Be sure to read the manual before designing.  $\mu$ PD720114 User's Manual: S17463E

#### **FEATURES**

- Compliant with Universal Serial Bus Specification Revision 2.0 (Data Rate 1.5/12/480 Mbps)
- High-speed or full-speed packet protocol sequencer for Endpoint 0/1
- 4 (Max.) downstream facing ports
- All downstream facing ports can handle high-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) transaction.
- Supports split transaction to handle full-speed and low-speed transaction on downstream facing ports when Hub controller is working in high-speed mode.
- One Transaction Translator per Hub and supports four non-periodic buffers
- · Supports self-powered and bus-powered mode
- Supports individual or global over-current detection and individual or ganged power control
- Supports downstream port status with LED
- Supports non-removable devices by I/O pin configuration
- Support Energy Star for PC peripheral system
- On chip Rpu, Rpd resistors and regulator (for core logic)
- Low power consumption
- Use 30 MHz X'tal
- 3.3 V power supply

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.


Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.



#### **ORDERING INFORMATION**

Part Number Package		Remark
μPD720114GA-9EU-A	48-pin plastic TQFP (Fine pitch) $(7 \times 7)$	Lead-free product

#### **BLOCK DIAGRAM**



NEC  $\mu$ PD720114

APLL : Generates all clocks of Hub.

ALL\_TT : Translates the high-speed transactions (split transactions) for full/low-speed device

to full/low-speed transactions. ALL\_TT buffers the data transfer from either upstream or downstream direction. For OUT transaction, ALL\_TT buffers data from upstream port and sends it out to the downstream facing ports after speed conversion from high-speed to full/low-speed. For IN transaction, ALL\_TT buffers data from downstream ports and sends it out to the upstream facing ports after

speed conversion from full/low-speed to high-speed.

CDR : Data & clock recovery circuit

DPC : Downstream Port Controller handles Port Reset, Enable, Disable, Suspend and

Resume

DP(n)\_PHY : Downstream transceiver supports high-speed (480 Mbps), full-speed (12 Mbps), and

low-speed (1.5 Mbps) transaction

EP0 : Endpoint 0 controller
EP1 : Endpoint 1 controller

F\_TIM (Frame Timer) : Manages hub's synchronization by using micro-SOF which is received at upstream

port, and generates SOF packet when full/low-speed device is attached to

downstream facing port.

FS\_REP : Full/low-speed repeater is enabled when the  $\mu$ PD720114 are worked at full-speed

mode

OSB : Oscillator Block
2.5V REG : On chip 2.5V regulator
SERDES : Serializer and Deserializer

SIE 2H : Serial Interface Engine (SIE) controls USB2.0 and 1.1 protocol sequencer.

UP\_PHY : Upstream Transceiver supports high-speed (480 Mbps), full-speed (12 Mbps)

transaction


UPC : Upstream Port Controller handles Suspend and Resume



# PIN CONFIGURATION (TOP VIEW)

• 48-pin plastic TQFP (Fine pitch) (7 × 7)

μPD720114GA-9EU-A





Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V <sub>DD25OUT</sub>	13	BUS_B	25	DM1	37	SYSRSTB
2	Vssreg	14	TEST	26	DP1	38	PPB4
3	LED4	15	RREF	27	Vss	39	CSB4
4	LED3	26	AVss(R)	28	DM2	40	PPB3
5	LED2	17	AV <sub>DD</sub>	29	DP2	41	CSB3
6	LED1	18	AVss	30	V <sub>DD33</sub>	42	Vss
7	GREEN	19	AV <sub>DD</sub>	31	DM3	43	PPB2
8	AMBER	20	V <sub>DD33</sub>	32	DP3	44	CSB2
9	V <sub>DD33</sub>	21	DMU	33	V <sub>DD25</sub>	45	PPB1
10	X1	22	DPU	34	DM4	46	CSB1
11	X2	23	Vss	35	DP4	47	VBUSM
12	V <sub>DD25</sub>	24	V <sub>DD25</sub>	36	Vss	48	V <sub>DD33REG</sub>

 $\textbf{Remark} \quad \text{AVss}(R) \text{ should be used to connect RREF through 1 \% precision reference resistor of 2.43 k}\Omega.$ 



# 1. PIN INFORMATION

Pin Name	I/O	Buffer Type	Active Level	Function
X1	I	2.5 V input		30MHz Crystal oscillator in
X2	0	2.5 V output		30MHz Crystal oscillator out
SYSRSTB	I	3.3 V Schmitt input	Low	Asynchronous chip hardware reset
DP(4:1)	I/O	USB D+ signal I/O		USB's downstream facing port D+ signal
DM(4:1)	I/O	USB D- signal I/O		USB's downstream facing port D– signal
DPU	I/O	USB D+ signal I/O		USB's upstream facing port D+ signal
DMU	I/O	USB D- signal I/O		USB's upstream facing port D– signal
BUS_B	ı	3.3 V Schmitt input		Power mode select
RREF	A (O)	Analog		Reference resistor connection
CSB1	1	5 V tolerant Schmitt input	Low	Port's over-current status input.
CSB(4:2)	I	3.3 V Schmitt input	Low	Port's over-current status input
PPB(4:1)	I/O	3.3 V output / input	Low	Port's power supply control output or hub configuration input
VBUSM	ı	5 V tolerant Schmitt input		Upstream V <sub>BUS</sub> monitor
AMBER	I/O	3.3V output / input		Amber colored LED control output or port indicator select
GREEN	0	3.3V output		Green colored LED control output or port indicator select
LED(4:1)	I/O	3.3V output / input	Low	LED indicator output show downstream port status or Removable/Non-removable select
TEST	ı	3.3 V Schmitt input		Test signal
V <sub>DD25OUT</sub>				On chip 2.5 V regulator output, it must have a $4.7\mu\text{F}$ (or greater) capacitor to Vssreg
V <sub>DD33</sub>				3.3 V V <sub>DD</sub>
VDD33REG				$3.3~V~V_{DD}$ for on chip 2.5V regulator input, it must have a $4.7\mu F$ ( or greater) capacitor to $V_{\rm SRREG}$
V <sub>DD25</sub>				2.5 V VDD
AV <sub>DD</sub>				2.5 V V <sub>DD</sub> for analog circuit
Vss				Vss
Vssreg				On chip 2.5 V regulator Vss
AVss				Vss for analog circuit
AVss(R)				Vss for reference resistor, Connect to AVss.

Remark "5 V tolerant" means that the buffer is 3 V buffer with 5 V tolerant circuit.

#### 2. ELECTRICAL SPECIFICATIONS

#### 2.1 Buffer List

• 2.5 V Oscillator interface

X1, X2

• 5 V tolerant Schmitt input buffer

CSB1, VBUSM

• 3.3 V Schmitt input buffer

CSB(4:2),BUS\_B, SYSRSTB, TEST

• 3.3 V IoL = 12 mA output buffer

**GREEN** 

• 3.3 V input and 3.3 V IoL = 3 mA output buffer

PPB(4:1), LED(4:1)

• 3.3 V input and IoL = 12 mA output buffer

**AMBER** 

• USB2.0 interface

DPU, DMU, DP(4:1), DM(4:1), RREF

Above, "5 V" refers to a 3 V input buffer that is 5 V tolerant (has 5 V maximum input voltage). Therefore, it is possible to have a 5 V connection for an external bus.



## 2.2 Terminology

**Terms Used in Absolute Maximum Ratings** 

Parameter	Symbol	Meaning
Power supply voltage	V <sub>DD33</sub>	Indicates voltage range within which damage or reduced reliability will not result when power is applied to a $V_{\text{DD}}$ pin.
Input voltage	Vı	Indicates voltage range within which damage or reduced reliability will not result when power is applied to an input pin.
Output voltage	Vo	Indicates voltage range within which damage or reduced reliability will not result when power is applied to an output pin.
Output current	lo	Indicates absolute tolerance values for DC current to prevent damage or reduced reliability when current flows out of or into an output pin.
Operating temperature	TA	Indicates the ambient temperature range for normal logic operations.
Storage temperature	Tstg	Indicates the element temperature range within which damage or reduced reliability will not result while no voltage or current are applied to the device.

Terms Used in Recommended Operating Range

Parameter	Symbol	Meaning					
Power supply voltage	V <sub>DD33</sub>	Indicates the voltage range for normal logic operations to occur when $V_{\text{SS}}$ = 0 V.					
High-level input voltage	Vін	Indicates the voltage, applied to the input pins of the device, which indicates the high level state for normal operation of the input buffer.					
		* If a voltage that is equal to or greater than the "MIN." value is applied, the input voltage is guaranteed as high level voltage.					
Low-level input voltage	VIL	Indicates the voltage, applied to the input pins of the device, which indicates the low level state for normal operation of the input buffer.					
		* If a voltage that is equal to or less than the "MAX." value is applied, the input voltage is guaranteed as low level voltage.					
Hysteresis voltage	Vн	Indicates the differential between the positive trigger voltage and the negative trigger voltage.					
Input rise time	tri	Indicates allowable input rise time to input signal transition time from $0.1 \times V_{DD}$ to $0.9 \times V_{DD}$ .					
Input fall time	<b>t</b> fi	Indicates allowable input fall time to input signal transition time from $0.9 \times V_{DD}$ to $0.1 \times V_{DD}.$					



#### **Terms Used in DC Characteristics**

Parameter	Symbol	Meaning
Off-state output leakage current	loz	Indicates the current that flows into a 3-state output pin when it is in a high-impedance state and a voltage is applied to the pin.
Output short circuit current	los	Indicates the current that flows from an output pin when it is shorted to GND pins.
Input leakage current	lı	Indicates the current that flows into an input pin when a voltage is applied to the pin.
Low-level output current	Ю	Indicates the current that flows to the output pins when the rated low-level output voltage is being applied.
High-level output current	Іон	Indicates the current that can flow out of an output pin in the high-level state without reducing the output voltage below the specified Voh. (A negative current indicates current flowing out of the pin.)

#### 2.3 Electrical Specifications

# **Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Power supply voltage	V <sub>DD33</sub>		-0.5 to +4.6	V
Input/output voltage	Vı/Vo			
3.3 V input/output voltage		3.0 V ≤ VDD33 ≤ 3.6 V V1 /V0 < VDD33 + 1.0 V	-0.5 to +4.6	V
5 V input/out voltage		$3.0 \text{ V} \le \text{V}_{\text{DD33}} \le 3.6 \text{ V}$ V1 /V0 < VDD33 + $3.0 \text{ V}$	-0.5 to +6.6	V
Output current	lo	IoL = 3 mA IoL = 6 mA IoL = 12 mA	10 20 40	mA mA mA
Operating temperature	TA		0 to +70	°C
Storage temperature	Tstg		-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameters. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

Data Sheet S17462EJ2V0DS



**Recommended Operating Ranges** 

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Operating voltage	V <sub>DD33</sub>	3.3 V for V <sub>DD33</sub> pins	3.14	3.30	3.46	V
High-level input voltage	VIH					
3.3 V High-level input voltage			2.0		V <sub>DD33</sub>	V
5.0 V High-level input voltage			2.0		5.5	V
Low-level input voltage	VIL					
3.3 V Low-level input voltage			0		0.8	V
5.0 V Low-level input voltage			0		0.8	V
Hysteresis voltage	VH					
5 V Hysteresis voltage			0.3		1.5	V
3.3 V Hysteresis voltage			0.2		1.0	V
Input rise time for SYSRSTB	trst				10	ms
Input rise time	tri					
Normal buffer			0		200	ns
Schmitt buffer			0		10	ms
Input fall time	<b>t</b> fi					
Normal buffer			0		200	ns
Schmitt buffer			0		10	ms



## **DC Characteristics**

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Off-state output leakage current	loz	Vo = V <sub>DD33</sub> , V <sub>DD25</sub> or Vss		±10	μΑ
Output short circuit current	los Note			-250	mA
Low-level output current	loL				
3.3 V low-level output current		V <sub>OL</sub> = 0.4 V	3		mA
3.3 V low-level output current		V <sub>OL</sub> = 0.4 V	6		mA
5.0 V low-level output current		V <sub>OL</sub> = 0.4 V	12		mA
High-level output current	Іон				
3.3 V high-level output current		V <sub>OH</sub> = 2.4 V	-3		mA
3.3 V high-level output current		V <sub>OH</sub> = 2.4 V	-6		mA
5.0 V high-level output current		V <sub>OH</sub> = 2.4 V	-2		mA
Input leakage current	lı				
3.3 V buffer		VI = VDD or Vss		±10	μΑ
5.0 V buffer		$V_{I} = V_{DD}$ or $V_{SS}$		±10	μΑ

Note The output short circuit time is measured at one second or less and is tested with only one pin on the LSI.

Data Sheet S17462EJ2V0DS



## **USB Interface Block**

Parameter	Symbol	Conditions	MIN	MAX	Unit
Output pin impedance	ZHSDRV	Includes Rs resistor	40.5	49.5	Ω
Termination voltage for upstream facing port pullup (full-speed)	VTERM		3.0	3.6	V
Input Levels for Low-/full-speed:					
High-level input voltage (drive)	VIH		2.0		٧
High-level input voltage (floating)	VIHZ		2.7	3.6	٧
Low-level input voltage	VIL			0.8	V
Differential input sensitivity	V <sub>DI</sub>	(D+) – (D–)	0.2		V
Differential common mode range	Vсм	Includes V <sub>DI</sub> range	0.8	2.5	V
Output Levels for Low-/full-speed:					
High-level output voltage	Vон	R∟ of 14.25 kΩ to GND	2.8	3.6	V
Low-level output voltage	Vol	R∟ of 1.425 kΩ to 3.6 V	0.0	0.3	V
SE1	Vose1		0.8		V
Output signal crossover point voltage	Vcrs		1.3	2.0	V
Input Levels for High-speed:					
High-speed squelch detection threshold (differential signal)	VHSSQ		100	150	mV
High-speed disconnect detection threshold (differential signal)	VHSDSC		525	625	mV
High-speed data signaling common mode voltage range	Vнsсм		-50	+500	mV
High-speed differential input signaling levels	See Figure	e 2-4.			1
Output Levels for High-speed:	-				
High-speed idle state	VHSOI		-10.0	+10	mV
High-speed data signaling high	Vнsон		360	440	mV
High-speed data signaling low	VHSOL		-10.0	+10	mV
Chirp J level (different signal)	Vchirpj		700	1100	mV
Chirp K level (different signal)	Vchirpk		-900	-500	mV

Figure 2-1. Differential Input Sensitivity Range for Low-/full-speed




Figure 2-2. Full-speed Buffer VoH/loH Characteristics for High-speed Capable Transceiver





Figure 2-3. Full-speed Buffer Vol/lol Characteristics for High-speed Capable Transceiver




Data Sheet S17462EJ2V0DS

Level 1 +400 mV Differential Point 3 Point 4 0 V Point 1 Point 2 Differential Point 5 Point 6 -400 mV Differential Level 2 0% Unit Interval 100%

Figure 2-4. Receiver Sensitivity for Transceiver at DP/DM

Figure 2-5. Receiver Measurement Fixtures



**Power Consumption** 

Parameter	Symbol	Condition	TYP.	Unit
Power Consumption	Pw-o	The power consumption under the state without suspend. All the ports do not connect to any function.		
		Hub controller is operating at full-speed mode.	31	mA
		Hub controller is operating at high-speed mode.	86	mA
	Pw-2	The power consumption under the state without suspend. The number of active ports is 2.		
		Hub controller is operating at full-speed mode.	36	mA
		Hub controller is operating at high-speed mode.	120	mA
	P <sub>W-3</sub>	The power consumption under the state without suspend. The number of active ports is 3.		
		Hub controller is operating at full-speed mode.	38	mA
		Hub controller is operating at high-speed mode.	134	mA
	P <sub>W-4</sub>	The power consumption under the state without suspend. The number of active ports is 4.		
		Hub controller is operating at full-speed mode.	41	mA
		Hub controller is operating at high-speed mode.	149	mA
	Pw_s	The power consumption under suspend state.	220	μΑ

# **Remark** The power consumption depends on the number of ports available and actively operating. Ports available but inactive or unplugged do not add to the power consumption. If the $\mu$ PD720114 is locally powered and the upstream facing port is unplugged, $\mu$ PD720114 goes into suspend state and downstream facing port Vbus goes down.

Data Sheet S17462EJ2V0DS



**System Clock Ratings** 

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock frequency	fclk	X'tal	-500	30	+500	MHz
			ppm		ppm	
Clock Duty cycle	<b>t</b> DUTY		40	50	60	%


- **Remarks 1.** Recommended accuracy of clock frequency is  $\pm$  100 ppm.
  - **2.** Required accuracy of X'tal is including initial frequency accuracy, the spread of X'tal capacitor loading, supply voltage, temperature, and aging, etc.

## AC Characteristics (VDD = 3.14 to 3.46 V, TA = 0 to +70°C)

**System Reset Timing** 

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Reset active time (Figure 2-6)	trst		5		μs

Figure 2-6. System Reset Timing





**Over-current Response Timing** 

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Over-current response time from CSB low to PPB high (Figure 2-7)	toc		4		5	ms

Figure 2-7. Over-current Response Timing





Figure 2-8. CSB/PPB Timing



**Remark** The active period of the CSB pin is in effect only when the PPB pin is ON. There is a delay time of approximately 4 ms duration at the CSB pin.

Data Sheet S17462EJ2V0DS



## **USB Interface Block**

(1/4)

					(1/4)
Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Low-speed Electrical Characteristics					
Rise time (10% to 90%)	<b>t</b> LR	C <sub>L</sub> = 200 pF to 600 pF	75	300	ns
Fall time (90% to 10%)	tlf	C <sub>L</sub> = 200 pF to 600 pF	75	300	ns
Differential rise and fall time matching	<b>t</b> LRFM	(tlr/tlf) Note	80	125	%
Low-speed data rate	<b>t</b> ldraths	Average bit rate	1.49925	1.50075	Mbps
Downstream facing port source jitter total (including frequency tolerance) (Figure 2-13):			25	.25	
To next transition  For paired transitions	tDDJ1		-25 -14	+25 +14	ns ns
Downstream facing port differential receiver jitter total (including frequency tolerance) (Figure 2-15):  To next transition  For paired transitions	tuur1		-152 -200	+152 +200	ns ns
Source SE0 interval of EOP (Figure 2-14)	<b>t</b> LEOPT		1.25	1.5	μs
Receiver SE0 interval of EOP (Figure 2-14)	<b>t</b> LEOPR		670		ns
Width of SE0 interval during differential transition	<b>t</b> lst			210	ns
Hub differential data delay (Figure 2-11)	<b>t</b> LHDD			300	ns
Hub differential driver jitter (including cable) (Figure 2-11):  Downstream facing port					
To next transition For paired transitions	tldhj1 tldhj2		-45 -15	+45 +15	ns ns
Upstream facing port To next transition For paired transitions	<b>t</b> LUHJ1 <b>t</b> LUHJ2		-45 -45	+45 +45	ns ns
Data bit width distortion after SOP (Figure 2-11)	<b>t</b> LSOP		-60	+60	ns
Hub EOP delay relative to tho (Figure 2-12)	<b>t</b> leopd		0	200	ns
Hub EOP output width skew (Figure 2-12)	<b>t</b> LHESK		-300	+300	ns
Full-speed Electrical Characteristics	•			•	•
Rise time (10% to 90%)	<b>t</b> FR	$C_L = 50 \text{ pF},$ $R_S = 36 \Omega$	4	20	ns
Fall time (90% to 10%)	trr	C <sub>L</sub> = 50 pF, Rs = 36 Ω	4	20	ns
Differential rise and fall time matching	<b>t</b> frfm	(tfr/tff)	90	111.11	%
Full-speed data rate	<b>t</b> fdraths	Average bit rate	11.9940	12.0060	Mbps
	1				1

**Note** Excluding the first transition from the Idle state.

(2/4)

Parameter	Symbol	Conditions	MIN.	MAX.	(2/4 Unit
Full-speed Electrical Characteristics (Con	,	Conditions	IVIIIN.	IVIAX.	Unit
· · · · · · · · · · · · · · · · · · ·	1	No alcola adjustment		40	
Consecutive frame interval jitter	<b>t</b> RFI	No clock adjustment		42	ns
Source jitter total (including frequency tolerance) (Figure 2-13):		Note			
To next transition For paired transitions	t <sub>DJ1</sub>		-3.5 -4.0	+3.5 +4.0	ns ns
Source jitter for differential transition to	t <sub>FDEOP</sub>		-4.0	+5	ns
SE0 transition (Figure 2-14)	(FDEOP		-2	+5	115
Receiver jitter (Figure 2-15):					
To Next Transition For Paired Transitions	t <sub>JR1</sub>		-18.5 -9	+18.5 +9	ns ns
Source SE0 interval of EOP (Figure 2-14)	t <sub>FEOPT</sub>		160	175	ns
Receiver SE0 interval of EOP (Figure 2-14)	treopr		82	173	
, ,			02	44	ns
Width of SE0 interval during differential transition	<b>t</b> FST			14	ns
Hub differential data delay (Figure 2-11)					
(with cable)	tHDD1			70	ns
(without cable)	tHDD2			44	ns
Hub differential driver jitter (including cable) (Figure 2-11):					
To next transition	<b>t</b> HDJ1		-3	+3	ns
For paired transitions	tHDJ2		-1	+1	ns
Data bit width distortion after SOP (Figure 2-11)	<b>t</b> FSOP		-5	+5	ns
Hub EOP delay relative to thDD (Figure 2-12)	<b>t</b> FEOPD		0	15	ns
Hub EOP output width skew (Figure 2-12)	<b>t</b> FHESK		-15	+15	ns
High-speed Electrical Characteristics		1		1	I
Rise time (10% to 90%)	thsr		500		ps
Fall time (90% to 10%)	<b>t</b> HSF		500		ps
Driver waveform	See Figure	2-9.	l .		I
High-speed data rate	thsdrat		479.760	480.240	Mbps
Microframe interval	thsfram		124.9375	125.0625	μs
Consecutive microframe interval difference	thsrfi			4 high- speed	Bit times
Data source jitter	See Figure	2-9.	l .		I
Receiver jitter tolerance	See Figure 2-4.				
Hub data delay (without cable)	thshdd			36 high- speed+4 ns	Bit times
Hub data jitter	See Figure	2-4, Figure 2-9.	L		
Hub delay variation range	thshov			5 high-	Bit
•				speed	times

Note Excluding the first transition from the Idle state.

(3/4)

					(3/4)
Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Hub Event Timings					
Time to detect a downstream facing port connect event (Figure 2-17):  Awake hub  Suspended hub	tосии		2.5 2.5	2000 12000	μs μs
Time to detect a disconnect event at a hub's downstream facing port (Figure 2-16)	todis		2.0	2.5	μs
Duration of driving resume to a downstream port (only from a controlling hub)	torsmon		20		ms
Time from detecting downstream resume to rebroadcast	tursm			1.0	ms
Duration of driving reset to a downstream facing port (Figure 2-18)	<b>t</b> DRST	Only for a SetPortFeature (PORT_RESET) request	10	20	ms
Time to detect a long K from upstream	turlk		2.5	100	μs
Time to detect a long SE0 from upstream	turlse0		2.5	10000	μs
Duration of repeating SE0 upstream (for low-/full-speed repeater)	turpse0			23	FS Bit times
Inter-packet delay (for high-speed) of packets traveling in same direction	thsipdsd		88		Bit times
Inter-packet delay (for high-speed) of packets traveling in opposite direction	thsipdod		8		Bit times
Inter-packet delay for device/root hub response with detachable cable for high-speed	thsrspipd1			192	Bit times
Time of which a Chirp J or Chirp K must be continuously detected (filtered) by hub or device during Reset handshake	<b>t</b> FILT		2.5		μs
Time after end of device Chirp K by which hub must start driving first Chirp K in the hub's chirp sequence	twтосн			100	μs
Time for which each individual Chirp J or Chirp K in the chirp sequence is driven downstream by hub during reset	tоснвіт		40	60	μs
Time before end of reset by which a hub must end its downstream chirp sequence	tDCHSE0		100	500	μs
Time from internal power good to device pulling D+ beyond V <sub>I</sub> +z (Figure 2-18)	tsigatt			100	ms
Debounce interval provided by USB system software after attach (Figure 2-18)	<b>t</b> attdb			100	ms
Maximum duration of suspend averaging interval	tsusavgi			1	S
Period of idle bus before device can initiate resume	<b>t</b> wtrsm		5		ms
Duration of driving resume upstream	torsmup		1	15	ms

(4/4)

					(4/4)
Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Hub Event Timings (Continued)					
Resume recovery time	trsmrcy	Remote-wakeup is enabled	10		ms
Time to detect a reset from upstream for non high-speed capable devices	<b>t</b> DETRST		2.5	10000	μs
Reset recovery time (Figure 2-18)	trstrcy			10	ms
Inter-packet delay for full-speed	tipo		2		Bit times
Inter-packet delay for device response with detachable cable for full-speed	trspipd1			6.5	Bit times
SetAddress() completion time	<b>t</b> dsetaddr			50	ms
Time to complete standard request with no data	†DRQCMPLTND			50	ms
Time to deliver first and subsequent (except last) data for standard request	tDRETDATA1			500	ms
Time to deliver last data for standard request	<b>t</b> DRETDATAN			50	ms
Time for which a suspended hub will see a continuous SE0 on upstream before beginning the high-speed detection handshake	tfiltse0		2.5		μs
Time a hub operating in non-suspended full-speed will wait after start of SE0 on upstream before beginning the high-speed detection handshake	twtrstfs		2.5	3000	ms
Time a hub operating in high-speed will wait after start of SE0 on upstream before reverting to full-speed	<b>t</b> wtrev		3.0	3.125	ms
Time a hub will wait after reverting to full- speed before sampling the bus state on upstream and beginning the high-speed will wait after start of SE0 on upstream before reverting to full-speed	twrrsтнs		100	875	ms
Minimum duration of a Chirp K on upstream from a hub within the reset protocol	tucн		1.0		ms
Time after start of SE0 on upstream by which a hub will complete its Chirp K within the reset protocol	tuchend			7.0	ms
Time between detection of downstream chip and entering high-speed state	twтнs			500	μs
Time after end of upstream Chirp at which hub reverts to full-speed default state if no downstream Chirp is detected	twtfs		1.0	2.5	ms





Figure 2-9. Transmit Waveform for Transceiver at DP/DM

Figure 2-10. Transmitter Measurement Fixtures





23




#### **Timing Diagram**

Figure 2-11. Hub Differential Delay, Differential Jitter, and SOP Distortion





C. Upstream Hub Delay with or without Cable





D. Measurement Points

Hub Differential Jitter:  $thd_{J1} = thd_{DX}(J) - thd_{DX}(K) \text{ or } thd_{DX}(K) - thd_{DX}(J) \text{ Consecutive Transitions} \\ thd_{J2} = thd_{DX}(J) - thd_{DX}(J) \text{ or } thd_{DX}(K) - thd_{DX}(K) \text{ Paired Transitions} \\ \\ Bit after SOP Width Distortion (same as data jitter for SOP and next J transition):} \\ tfsop = thd_{DX}(next J) - thd_{DX}(SOP) \\ \\ Low-speed timings are determined in the same way for: \\ tlhd_{D}, tld_{HJ1}, tld_{HJ1}, tld_{HJ1}, tld_{HJ1}, tld_{HJ1}, tld_{HJ2}, and tlsop$ 

Data Sheet S17462EJ2V0DS

Figure 2-12. Hub EOP Delay and EOP Skew





C. Upstream EOP Delay with or without Cable

#### EOP Delay:

 $t_{\text{FEOPD}} = t_{\text{EOPy}} - t_{\text{HDDx}}$ 

(teopy means that this equation applies to teop- and teop+)

#### EOP Skew:

 $t_{\text{FHESK}} = t_{\text{EOP+}} - t_{\text{EOP-}}$ 

Low-speed timings are determined in the same way for: tleopd and tlhesk

Figure 2-13. USB Differential Data Jitter for Low-/full-speed




Figure 2-14. USB Differential-to-EOP Transition Skew and EOP Width for Low-/full-speed





Figure 2-15. USB Receiver Jitter Tolerance for Low-/full-speed



Data Sheet S17462EJ2V0DS

Figure 2-16. Low-/full-speed Disconnect Detection




Figure 2-17. Full-/high-speed Device Connect Detection






Figure 2-18. Power-on and Connection Events Timing




## 3. PACKAGE DRAWING

# 48-PIN PLASTIC TQFP (FINE PITCH) (7x7)



detail of lead end



# NOTE

Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
Α	9.0±0.2
В	7.0±0.2
С	7.0±0.2
D	9.0±0.2
F	0.75
G	0.75
Н	$0.22^{+0.05}_{-0.04}$
ı	0.10
J	0.5 (T.P.)
K	1.0±0.2
L	0.5±0.2
М	$0.145^{+0.055}_{-0.045}$
Ν	0.10
Р	1.0±0.1
Q	0.1±0.05
R	3° <sup>+</sup> 7° -3°
S	1.27 MAX.

S48GA-50-9EU-2



#### 4. RECOMMENDED SOLDERING CONDITIONS

The  $\mu$ PD720114 should be soldered and mounted under the following recommended conditions.

For soldering methods and conditions other than those recommended below, contact an NEC Electronics sales representative.

For technical information, see the following website.

Semiconductor Device Mount Manual (http://www.necel.com/pkg/en/mount/index.html)

 $\mu$ PD720114GA-9EU-A: 48-pin plastic TQFP (Fine pitch) (7 × 7)

Soldering Method	Soldering Conditions	Symbol
Infrared reflow	Package peak temperature: 260°C, Time: 60 seconds max. (at 220°C or higher),	IR60-103-3
	Count: Three times or less	
	Exposure limit: 3 days <sup>Note</sup> (after that, prebake at 125°C for 10 hours)	
	Flux: Rosin flux with low chlorine (0.2 Wt% or below) recommended.	
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)	-

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

[MEMO]



[MEMO]

#### NOTES FOR CMOS DEVICES —

#### (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V<sub>IL</sub> (MAX) and V<sub>IH</sub> (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V<sub>IL</sub> (MAX) and V<sub>IH</sub> (MIN).

#### (2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

#### ③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

#### (4) STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

#### (5) POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

#### 6 INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.