

Document Title

512Kx36-bit, 1Mx18-bit QDR™ SRAM

Revision History

<u>Rev. No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0.0	1. Initial document.	April, 30, 2001	Advance
0.1	1. Amendment 1) Page 3,4 PIN NAME DESCRIPTION W (4A) : from Read Control Pin to Write Control R (8A) : from Write Control Pin to Read Control BW ₀ (7B),BW ₁ (7A),BW ₂ (5A),BW ₃ (5B) : from Read Control Pin to Byte Write Control 2) Page 7 STATE DIAGRAM from LEAD NOP to READ NOP	May, 13, 2001	Advance
0.2	1. Amendment 1) Page 8 WRITE TRUTH TABLE(x36) BW ₂ ,BW ₃ values for WRITE ALL BYTES(K↑) and WRITE ALLBYTES(K↑) : from "H" to " L" 2) Page 13 TIMING WAVE FORMS Note 2 supplement	May, 26, 2001	Advance
0.3	1. 1.8V I/O supply voltage addition 1) Page 2 FEATURES 2) Page 3,4 PIN NAME V _{DDQ} 3) Page 10, OPERATING CONTITIONS 4) Page 11 AC TEST CONTITIONS 2. Amendment 1) Page 15 BOUNDARY SCAN ORDER EXIT	June, 11, 2001	Advance
0.4	1. Icc, Isb addition 2. 1.8V V _{DDQ} addition	Sep,03, 2001	Advance
0.5	1. Reserved pin for high density name change from NC to V _{SS} /SA	Nov, 30, 2001	Preliminary
1.0	1. Final SPEC release 2. Modify thermal resistance	July, 03. 2002	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.


512Kx36-bit, 1Mx18-bit QDR™ SRAM

FEATURES

- 2.5V+0.1V/-0.1V Power Supply.
- I/O Supply Voltage 1.5V+0.1V/-0.1V for 1.5V I/O, 1.8V+0.1V/-0.1V for 1.8V I/O.
- Separate independent read and write data ports with concurrent read and write operation
- HSTL I/O.
- Full data coherency, providing most current data .
- Synchronous pipeline read with self timed early write.
- Registered address, control and data input/output.
- DDR(Double Data Rate) Interface on read and write ports.
- Fixed 2-bit burst for both read and write operation.
- Clock-stop supports to reduce current.
- Two input clocks(K and \bar{K}) for accurate DDR timing at clock rising edges only.
- Two Input clocks for output data(C and \bar{C}) to minimize clock-skew and flight-time mismatches.
- Single address bus.
- Byte writable function.
- Sepatate read/write control pin(\bar{R} and \bar{W})
- Simple depth expansion with no data contention.
- Programmable output impedance.
- JTAG 1149.1 compatible test access port.
- 165FBGA(11x15 ball array FBGA) with body size of 13x15mm

Organization	Part Number	Cycle Time	Access Time	Unit
X36	K7Q163652A-FC16	6.0	2.5	ns
	K7Q163652A-FC13	7.5	3.0	ns
	K7Q163652A-FC10	10.0	3.0	ns
X18	K7Q161852A-FC16	6.0	2.5	ns
	K7Q161852A-FC13	7.5	3.0	ns
	K7Q161852A-FC10	10.0	3.0	ns

FUNCTIONAL BLOCK DIAGRAM



Notes: 1. Numbers in () are for x18 device.

QDR SRAM and Quad Data Rate comprise a new family of products developed by Cypress, Hitachi, IDT, Micron, NEC and Samsung technology.



PIN CONFIGURATIONS(TOP VIEW) K7Q161852A(1Mx18)

	1	2	3	4	5	6	7	8	9	10	11
A	NC	V _{SS} /SA*	NC/SA*	\overline{W}	\overline{BW}_1	\overline{K}	NC	\overline{R}	SA	V _{SS} /SA*	NC
B	NC	Q9	D9	SA	NC	K	\overline{BW}_0	SA	NC	NC	Q8
C	NC	NC	D10	V _{SS}	SA	SA	SA	V _{SS}	NC	Q7	D8
D	NC	D11	Q10	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	NC	NC	D7
E	NC	NC	Q11	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	NC	D6	Q6
F	NC	Q12	D12	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	NC	Q5
G	NC	D13	Q13	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	NC	D5
H	NC	V _{REF}	V _{DDQ}	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	V _{DDQ}	V _{REF}	ZQ
J	NC	NC	D14	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	Q4	D4
K	NC	NC	Q14	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	D3	Q3
L	NC	Q15	D15	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	NC	NC	Q2
M	NC	NC	D16	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	NC	Q1	D2
N	NC	D17	Q16	V _{SS}	SA	SA	SA	V _{SS}	NC	NC	D1
P	NC	NC	Q17	SA	SA	C	SA	SA	NC	D0	Q0
R	TDO	TCK	SA	SA	SA	\overline{C}	SA	SA	SA	TMS	TDI

Notes: 1. * Checked pins are reserved for higher density address, i.e. 3A for 32Mb, 10A for 64Mb and 2A for 128Mb.
2. \overline{BW}_0 controls write to D0:D8 and \overline{BW}_1 controls write to D9:D17.

PIN NAME

SYMBOL	PIN NUMBERS	DESCRIPTION	NOTE
K, \overline{K}	6B, 6A	Input Clock	
C, \overline{C}	6P, 6R	Input Clocks for Output data	1
SA	9A,4B,8B,5C-7C,5N-7N,4P,5P,7P,8P,3R-5R,7R-9R	Address Inputs	
D ₀₋₁₇	10P,11N,11M,10K,11J,11G,10E,11D,11C,3B,3C,2D,3F,2G,3J,3L,3M,2N	Data Inputs	
Q ₀₋₁₇	11P,10M,11L,11K,10J,11F,11E,10C,11B,2B,3D,3E,2F,3G,3K,2L,3N,3P	Data Outputs	
\overline{W}	4A	Write Control	
\overline{R}	8A	Read Control	
$\overline{BW}_0, \overline{BW}_1$	7B, 5A	Byte Write Control Pin	
V _{REF}	2H,10H	Input Reference Voltage	
ZQ	11H	Output Driver Impedance Control Input	2
V _{DD}	5F,7F,5G,7G,5H,7H,5J,7J,5K,7K	Power Supply (2.5V)	
V _{DDQ}	4E,8E,4F,8F,4G,8G,3H,4H,8H,9H,4J,8J,4K,8K,4L,8L	Output Power Supply (1.5V or 1.8V)	
V _{SS}	2A,10A,4C,8C,4D-8D,5E-7E,6F,6G,6H,6J,6K,5L-7L,4M-8M,4N,8N	Ground	
TMS	10R	JTAG Test Mode Select	
TDI	11R	JTAG Test Data Input	
TCK	2R	JTAG Test Clock	
TDO	1R	JTAG Test Data Output	
NC	1A,3A,7A,11A,1B,5B,9B,10B,1C,2C,9C,1D,9D,10D,1E,2E,9E,1F,9F,10F,1G,9G,10G,1H,1J,2J,9J,1K,2K,9J,1L,9L,10L,1M,2M,9M,1N,9N,10N,1P,2P,9P	No Connect	3

Notes: 1. C, \overline{C} , K or \overline{K} cannot be set to V_{REF} voltage.
2. When ZQ pin is directly connected to V_{DD} output impedance is set to minimum value and it cannot be connected to ground or left unconnected.
3. Not connected to chip pad internally.

PIN CONFIGURATIONS(TOP VIEW) K7Q163652A(512Kx36)

	1	2	3	4	5	6	7	8	9	10	11
A	NC	V _{SS} /SA*	NC/SA*	\overline{W}	\overline{BW}_2	\overline{K}	\overline{BW}_1	\overline{R}	NC/SA*	V _{SS} /SA*	NC
B	Q27	Q18	D18	SA	\overline{BW}_3	K	\overline{BW}_0	SA	D17	Q17	Q8
C	D27	Q28	D19	V _{SS}	SA	SA	SA	V _{SS}	D16	Q7	D8
D	D28	D20	Q19	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	Q16	D15	D7
E	Q29	D29	Q20	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	Q15	D6	Q6
F	Q30	Q21	D21	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	D14	Q14	Q5
G	D30	D22	Q22	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	Q13	D13	D5
H	NC	V _{REF}	V _{DDQ}	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	V _{DDQ}	V _{REF}	ZQ
J	D31	Q31	D23	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	D12	Q4	D4
K	Q32	D32	Q23	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	Q12	D3	Q3
L	Q33	Q24	D24	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	D11	Q11	Q2
M	D33	Q34	D25	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	D10	Q1	D2
N	D34	D26	Q25	V _{SS}	SA	SA	SA	V _{SS}	Q10	D9	D1
P	Q35	D35	Q26	SA	SA	C	SA	SA	Q9	D0	Q0
R	TDO	TCK	SA	SA	SA	\overline{C}	SA	SA	SA	TMS	TDI

Notes : 1. * Checked pins are reserved for higher density address, i.e. 9A for 32Mb, 3A for 64Mb, 10A for 128Mb and 2A for 256Mb.
2. \overline{BW}_0 controls write to D0:D8, \overline{BW}_1 controls write to D9:D17, \overline{BW}_2 controls write to D18:D26 and \overline{BW}_3 controls write to D27:D35.

PIN NAME

SYMBOL	PIN NUMBERS	DESCRIPTION	NOTES
K, \overline{K}	6B, 6A	Input Clock	
C, \overline{C}	6P, 6R	Input Clocks for Output data	1
SA	4B,8B,5C-7C,5N-7N,4P,5P,7P,8P,3R-5R,7R-9R	Address Inputs	
D0-35	10P,11N,11M,10K,11J,11G,10E,11D,11C,10N,9M,9L 9J,10G,9F,10D,9C,9B,3B,3C,2D,3F,2G,3J,3L,3M,2N 1C,1D,2E,1G,1J,2K,1M,1N,2P	Data Inputs	
Q0-35	11P,10M,11L,11K,10J,11F,11E,10C,11B,9P,9N,10L 9K,9G,10F,9E,9D,10B,2B,3D,3E,2F,3G,3K,2L,3N 3P,1B,2C,1E,1F,2J,1K,1L,2M,1P	Data Outputs	
\overline{W}	4A	Write Control Pin	
\overline{R}	8A	Read Control Pin	
$\overline{BW}_0, \overline{BW}_1, \overline{BW}_2, \overline{BW}_3$	7B,7A,5A,5B	Byte Write Control Pin	
V _{REF}	2H,10H	Input Reference Voltage	
ZQ	11H	Output Driver Impedance Control Input	2
V _{DD}	5F,7F,5G,7G,5H,7H,5J,7J,5K,7K	Power Supply (2.5V)	
V _{DDQ}	4E,8E,4F,8F,4G,8G,3H,4H,8H,9H,4J,8J,4K,8K,4L,8L	Output Power Supply (1.5V or 1.8V)	
V _{SS}	2A,10A,4C,8C,4D-8D,5E-7E, 6F,6G,6H,6J,6K,5L-7L,4M-8M,4N,8N	Ground	
TMS	10R	JTAG Test Mode Select	
TDI	11R	JTAG Test Data Input	
TCK	2R	JTAG Test Clock	
TDO	1R	JTAG Test Data Output	
NC	1A,3A,9A,11A,1H	No Connect	3

Notes: 1. C, \overline{C} , K or \overline{K} cannot be set to V_{REF} voltage.
2. When ZQ pin is directly connected to V_{DD} output impedance is set to minimum value and it cannot be connected to ground or left unconnected.
3. Not connected to chip pad internally.

GENERAL DESCRIPTION

The K7Q163652A and K7Q161852A are 18,874,368-bits QDR(Quad Data Rate) Synchronous Pipelined Burst SRAMs. They are organized as 524,288 words by 36bits for K7Q163652A and 1,048,576 words by 18 bits for K7Q161852A.

The QDR operation is possible by supporting DDR read and write operations through separate data output and input ports with the same cycle. Memory bandwidth is maximized as data can be transferred into sram on every rising edge of K and \bar{K} , and transferred out of sram on every rising edge of C and \bar{C} . And totally independent read and write ports eliminate the need for high speed bus turn around.

Address, data inputs, and all control signals are synchronized to the input clock (K or \bar{K}). Normally data outputs are synchronized to output clocks (C and \bar{C}), but when C and \bar{C} are tied high, the data outputs are synchronized to the input clocks (K and \bar{K}). Read address is registered on rising edges of the input K clocks, and write address is registered on rising edges of the input \bar{K} clocks. Common address bus is used to access address both for read and write operations.

The internal burst counter is fixed to 2-bit sequential for both read and write operations. Synchronous pipeline read and early write enable high speed operations. Simple depth expansion is accomplished by using \bar{R} and \bar{W} for port selection. Byte write operation is supported with BW_0 and BW_1 (BW_2 and BW_3) pins. IEEE 1149.1 serial boundary scan (JTAG) simplifies monitoring package pads attachment status with system.

The K7Q163652A and K7Q161852A are implemented with SAMSUNG's high performance 6T CMOS technology and is available in 165pin FBGA packages. Multiple power and ground pins minimize ground bounce.

Read Operations

Read cycles are initiated by activating \bar{R} at the rising edge of the positive input clock K. Address is presented and stored in the read address register synchronized with K clock.

For 2-bit burst DDR operation, it will access two 36-bit or 18-bit data words with each read command. The first pipelined data is transferred out of the device triggered by C clock following next K clock rising edge. Next burst data is triggered by the rising edge of following \bar{C} clock rising edge.

Continuous read operations are initiated with K clock rising edge. And pipelined data are transferred out of device on every rising edge of both C and \bar{C} clocks. In case C and \bar{C} tied to high, output data are triggered by K and \bar{K} instead of C and \bar{C} .

When the \bar{R} is disabled after a read operation, the K7Q163652A and K7Q161852A will first complete burst read operation before entering into deselect mode at the next K clock rising edge. Then output drivers disabled automatically to high impedance state.

Write Operations

Write cycles are initiated by activating \overline{W} at the rising edge of the positive input clock K. \overline{W} Address is presented and stored in the write address register synchronized with following \overline{K} clock.

For 2-bit burst DDR operation, it will write two 36-bit or 18-bit data words with each write command. The first "early" data is transferred and registered in to the device synchronous with same K clock rising edge with \overline{W} presented. Next burst data is transferred and registered synchronous with following \overline{K} clock rising edge.

Continuous write operations are initiated with K rising edge. And "early written" data is presented to the device on every rising edge of both K and \overline{K} clocks.

When the \overline{W} is disabled, the K7Q163652A and K7Q161852A will enter into deselect mode. The device disregards input data presented on the same cycle \overline{W} disabled.

The K7Q163652A and K7Q161852A support byte write operations. With activating \overline{BW}_0 or \overline{BW}_1 (\overline{BW}_2 or \overline{BW}_3) in write cycle, only one byte of input data is presented. In K7Q161852A, \overline{BW}_0 controls write operation to D0:D8, \overline{BW}_1 controls write operation to D9:D17. And in K7Q163652A \overline{BW}_2 controls write operation to D18:D26, \overline{BW}_3 controls write operation to D27:D35.

Programmable Impedance Output Buffer Operation

The designer can program the SRAM's output buffer impedance by terminating the ZQ pin to Vss through a precision resistor(RQ). The value of RQ (within 15%) is five times the output impedance desired.

For example, 250Ω resistor will give an output impedance of 50Ω. Impedance updates occur early in cycles that do not activate the outputs, such as deselect cycles. In all cases impedance updates are transparent to the user and do not produce access time "push-outs" or other anomalous behavior in the SRAM.

There are no power up requirements for the SRAM. However, to guarantee optimum output driver impedance after power up, the SRAM needs 1024 non-read cycles.


Single Clock Mode

The K7Q163652A and K7Q161852A can be used with the single clock pair K and \overline{K} . In this mode, C and \overline{C} must be tied high during power up and this single clock pair control both the input and output registers. C and \overline{C} cannot be tied high during operation. System flight time and clock skew could not be compensated in single clock mode.

Depth Expansion

Separate input and output ports enables easy depth expansion. Each port can be selected and deselected independently and read and write operation do not affect each other. Before chip deselected, all read and write pending operations are completed.

STATE DIAGRAM



- Notes:**
1. Internal burst counter is fixed as 2-bit linear, i.e. when first address is A0+0, next internal burst address is A0+1.
 2. "READ" refers to read active status with \overline{R} =Low, " \overline{READ} " refers to read inactive status with \overline{R} =high. "WRITE" and " \overline{WRITE} " are the same case.
 3. Read and write state machine can be active simultaneously.
 4. State machine control timing sequence is controlled by K.

TRUTH TABLES

SYNCHRONOUS TRUTH TABLE

K	\bar{R}	\bar{W}	D		Q		OPERATION
			D(A0)	D(A1)	Q(A0)	Q(A1)	
Stopped	X	X	Previous state	Previous state	Previous state	Previous state	Clock Stop
\uparrow	H	H	X	X	High-Z	High-Z	No Operation
\uparrow	L	X	X	X	DOUT at C(t+1)	DOUT at \bar{C} (t+1)	Read
\uparrow	X	L	Din at K(t)	Din at \bar{K} (t)	X	X	Write

- Notes:** 1. X means "Don't Care".
 2. The rising edge of clock is symbolized by (\uparrow).
 3. Before enter into clock stop status, all pending read and write operations will be completed.

WRITE TRUTH TABLE(x18)

K	\bar{K}	\bar{W}	\bar{BW}_0	\bar{BW}_1	OPERATION
\uparrow		H	X	X	READ/NOP
	\uparrow	H	X	X	READ/NOP
\uparrow		L	L	L	WRITE ALL BYTES ($K\uparrow$)
	\uparrow	L	L	L	WRITE ALL BYTES ($\bar{K}\uparrow$)
\uparrow		L	L	H	WRITE BYTE 0 ($K\uparrow$)
	\uparrow	L	L	H	WRITE BYTE 0 ($\bar{K}\uparrow$)
\uparrow		L	H	L	WRITE BYTE 1 ($K\uparrow$)
	\uparrow	L	H	L	WRITE BYTE 1 ($\bar{K}\uparrow$)
\uparrow		L	H	H	WRITE NOTHING ($K\uparrow$)
	\uparrow	L	H	H	WRITE NOTHING ($\bar{K}\uparrow$)

- Notes:** 1. X means "Don't Care".
 2. All inputs in this table must meet setup and hold time around the rising edge of CLK(\uparrow).

WRITE TRUTH TABLE(x36)

K	\bar{K}	\bar{W}	\bar{BW}_0	\bar{BW}_1	\bar{BW}_2	\bar{BW}_3	OPERATION
\uparrow		H	X	X	X	X	READ/NOP
	\uparrow	H	X	X	X	X	READ/NOP
\uparrow		L	L	L	L	L	WRITE ALL BYTES ($K\uparrow$)
	\uparrow	L	L	L	L	L	WRITE ALL BYTES ($\bar{K}\uparrow$)
\uparrow		L	L	H	H	H	WRITE BYTE 0 ($K\uparrow$)
	\uparrow	L	L	H	H	H	WRITE BYTE 0 ($\bar{K}\uparrow$)
\uparrow		L	H	L	H	H	WRITE BYTE 1 ($K\uparrow$)
	\uparrow	L	H	L	H	H	WRITE BYTE 1 ($\bar{K}\uparrow$)
\uparrow		L	H	H	L	L	WRITE BYTE 2 and BYTE 3 ($K\uparrow$)
	\uparrow	L	H	H	L	L	WRITE BYTE 2 and BYTE 3 ($\bar{K}\uparrow$)
\uparrow		L	H	H	H	H	WRITE NOTHING ($K\uparrow$)
	\uparrow	L	H	H	H	H	WRITE NOTHING ($\bar{K}\uparrow$)

- Notes:** 1. X means "Don't Care".
 2. All inputs in this table must meet setup and hold time around the rising edge of CLK(\uparrow).

ABSOLUTE MAXIMUM RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Voltage on VDD Supply Relative to VSS	VDD	-0.5 to 3.6	V
Voltage on VDDQ Supply Relative to VSS	VDDQ	-0.5 to VDD	V
Voltage on Input Pin Relative to VSS	VIN	-0.5 to VDD+0.3	V
Power Dissipation	Pd	1.8	W
Storage Temperature	TSTG	-65 to 150	°C
Operating Temperature	TOPR	0 to 70	°C
Storage Temperature Range Under Bias	TBIAS	-10 to 85	°C


- *Note: 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VDDQ must not exceed VDD during normal operation.

DC ELECTRICAL CHARACTERISTICS(VDD=2.5V ±0.1V, TA=0°C to +70°C)


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	MAX	UNIT	NOTES	
Input Leakage Current	IIL	VDD=Max ; VIN=VSS to VDDQ	-2	+2	µA		
Output Leakage Current	IOL	Output Disabled,	-2	+2	µA		
Operating Current (x18) : DDR	ICC	VDD=Max , IOUT=0mA Cycle Time ≥ tKHKH Min	-16	-	550	mA	1,5
			-13	-	470		
			-10	-	420		
Operating Current (x36) : DDR	ICC	VDD=Max , IOUT=0mA Cycle Time ≥ tKHKH Min	-16	-	590	mA	1,5
			-13	-	500		
			-10	-	450		
Standby Current(NOP) : DDR	ISB1	Device deselected, IOUT=0mA, f=Max, All Inputs≤0.2V or ≥ VDD-0.2V	-16	-	220	mA	1,6
			-13	-	200		
			-10	-	190		
Output High Voltage	VOH1		VDDQ/2	VDDQ	V	2,7	
Output Low Voltage	VOL1		VSS	VDDQ/2	V	3,7	
Output High Voltage	VOH2	IOH=-1.0mA	VDDQ-0.2	VDDQ	V	4	
Output Low Voltage	VOL2	IOL=1.0mA	VSS	0.2	V	4	
Input Low Voltage	VIL		-0.3	VREF-0.1	V	8,9	
Input High Voltage	VIH		VREF+0.1	VDDQ+0.3	V	8,10	

- Notes: 1. Minimum cycle. IOUT=0mA.
2. |IOH|=(VDDQ/2)/(RQ/5)±15% @ VOH=VDDQ/2 for 175Ω ≤ RQ ≤ 350Ω.
3. |IOL|=(VDDQ/2)/(RQ/5)±15% @ VOL=VDDQ/2 for 175Ω ≤ RQ ≤ 350Ω.
4. Minimum Impedance Mode when ZQ pin is connected to VSS.
5. Operating current is calculated with 50% read cycles and 50% write cycles.
6. Standby Current is only after all pending read and write burst operations are completed.
7. Programmable Impedance Mode.
8. These are DC test criteria. DC design criteria is VREF±50mV. The AC VIH/VIL levels are defined separately for measuring timing parameters.
9. VIL (Min)DC=-0.3V, VIL (Min)AC=-1.5V(pulse width ≤ 3ns).
10. VIH (Max)DC=VDDQ+0.3, VIH (Max)AC=VDDQ+0.85V(pulse width ≤ 3ns).

Overshoot Timing



Undershoot Timing



Note: For power-up, $V_{IH} \leq V_{DDQ}+0.3V$ and $V_{DD} \leq 2.4V$ and $V_{DDQ} \leq 1.4V$ for $t \leq 200ms$

OPERATING CONDITIONS ($0^{\circ}C \leq T_A \leq 70^{\circ}C$)

PARAMETER	SYMBOL	MIN	MAX	UNIT
Supply Voltage	VDD	2.4	2.6	V
	VDDQ	1.4	1.9	V
Reference Voltage	VREF	0.68	0.95	V
Ground	VSS	0	0	V

AC TIMING CHARACTERISTICS($V_{DD}=2.5V \pm 0.1V$, $T_A=0^{\circ}C$ to $+70^{\circ}C$)

PARAMETER	SYMBOL	-16		-13		-10		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Clock									
Clock Cycle Time(K, \bar{K} , C, \bar{C})	tKHKH	6		7.5		10		ns	
Clock HIGH time (K, \bar{K} , C, \bar{C})	tKHKL	2.4		3.0		3.5		ns	
Clock Low time (K, \bar{K} , C, \bar{C})	tKCLK	2.4		3.0		3.5		ns	
Clock to clock ($K \uparrow \rightarrow \bar{K} \uparrow$, $C \uparrow \rightarrow \bar{C} \uparrow$)	tKHKH	2.7	3.3	3.4	4.1	4.6	5.4	ns	
Clock to data clock ($K \uparrow \rightarrow C \uparrow$, $\bar{K} \uparrow \rightarrow \bar{C} \uparrow$)	tKHCH	0.0	2.0	0.0	2.5	0.0	3.0	ns	
Output Times									
C, \bar{C} High to Output Valid	tCHQV		2.5		3.0		3.0	ns	3
C, \bar{C} High to Output Hold	tCHQX	1.2		1.2		1.2		ns	3
C High to Output High-Z	tCHQZ		2.5		3.0		3.0	ns	3
C High to Output Low-Z	tCHQX1	1.2		1.2		1.2		ns	3
Setup Times									
Address valid to K rising edge	tAVKH	0.7		0.8		1.0		ns	
Control inputs valid to K rising edge	tIVKH	0.7		0.8		1.0		ns	2
Data-in valid to K, \bar{K} rising edge	tDVKH	0.7		0.8		1.0		ns	
Hold Times									
K rising edge to address hold	tKHAX	0.7		0.8		1.0		v	
K rising edge to control inputs hold	tKHIX	0.7		0.8		1.0		ns	
K, \bar{K} rising edge to data-in hold	tKHDX	0.7		0.8		1.0		ns	


Notes: 1. All address inputs must meet the specified setup and hold times for all latching clock edges.
 2. Control signals are R, \bar{V} , BW_0 , BW_1 and (BW_2 , BW_3 , also for x36)
 3. If C, \bar{C} are tied high, K, \bar{K} become the references for C, \bar{C} timing parameters.
 4. To avoid bus contention, at a given voltage and temperature tCHQX1 is bigger than tCHQZ.
 The specs as shown do not imply bus contention because tCHQX1 is a MIN parameter that is worst case at totally different test conditions (0°C, 2.6V) than tCHQZ, which is a MAX parameter(worst case at 70°C, 2.4V)
 It is not possible for two SRAMs on the same board to be at such different voltage and temperature.

AC TEST CONDITIONS

Parameter	Symbol	Value	Unit
Core Power Supply Voltage	V _{DD}	2.4~2.6	V
Output Power Supply Voltage	V _{DDQ}	1.4~1.9	V
Input High/Low Level	V _{IH} /V _{IL}	1.25/0.25	V
Input Reference Level	V _{REF}	0.75	V
Input Rise/Fall Time	T _R /T _F	0.3/0.3	ns
Output Timing Reference Level		V _{DDQ} /2	V

Note: Parameters are tested with R_Q=250Ω

AC TEST OUTPUT LOAD



PIN CAPACITANCE

PRMETER	SYMBOL	TESTCONDITION	MIN	MAX	Unit	NOTES
Address Control Input Capacitance	C _{IN}	V _{IN} =0V	4	5	pF	
Input and Output Capacitance	C _{OUT}	V _{OUT} =0V	6	7	pF	
Clock Capacitance	C _{CLK}	-	5	6	pF	

Note: 1. Parameters are tested with R_Q=250Ω and V_{DDQ}=1.5V.
 2. Periodically sampled and not 100% tested.


THERMAL RESISTANCE

PRMETER	SYMBOL	TYP	Unit	NOTES
Junction to Ambient	θ _{JA}	24.0	°C/W	
Junction to Case	θ _{JC}	2.8	°C/W	
Junction to Pins	θ _{JB}	5.5	°C/W	


Note: Junction temperature is a function of on-chip power dissipation, package thermal impedance, mounting site temperature and mounting site thermal impedance. T_J=T_A + P_D x θ_{JA}

APPLICATION INFORMATION

1Mx18




TIMING WAVE FORMS OF READ AND NOP




Note: 1. Q1-1 refers to output from address A1+0, Q1-2 refers to output from address A1+1 i.e. the next internal burst address following A1+0.
 2. Outputs are disabled(High-Z) one cycle after a NOP.

TIMING WAVE FORMS OF WRITE AND NOP



TIMING WAVE FORMS OF READ, WRITE AND NOP




- Note:**
1. Q1-1 refers to output from address A1+0, Q1-2 refers to output from address A1+1 i.e. the next internal burst address following A1+0.
 2. Outputs are disabled(High-Z) one cycle after a NOP.
 3. If address A1=A2, data Q1-1=D2-1, data Q1-2=D2-2. Write data is forwarded immediately as read results.
 4. BWx are assumed active.

IEEE 1149.1 TEST ACCESS PORT AND BOUNDARY SCAN-JTAG

This part contains an IEEE standard 1149.1 Compatible Test Access Port(TAP). The package pads are monitored by the Serial Scan circuitry when in test mode. This is to support connectivity testing during manufacturing and system diagnostics. Internal data is not driven out of the SRAM under JTAG control. In conformance with IEEE 1149.1, the SRAM contains a TAP controller, Instruction Register, Bypass Register and ID register. The TAP controller has a standard 16-state machine that resets internally upon power-up, therefore, TRST signal is not required. It is possible to use this device without utilizing the TAP. To disable the TAP controller without interfacing with normal operation of the SRAM, TCK must be tied to Vss to preclude mid level input. TMS and TDI are designed so an undriven input will produce a response identical to the application of a logic 1, and may be left unconnected. But they may also be tied to Vdd through a resistor. TDO should be left unconnected.

JTAG Block Diagram




JTAG Instruction Coding

IR2	IR1	IR0	Instruction	TDO Output	Notes
0	0	0	EXTEST	Boundary Scan Register	1
0	0	1	IDCODE	Identification Register	3
0	1	0	SAMPLE-Z	Boundary Scan Register	2
0	1	1	BYPASS	Bypass Register	4
1	0	0	SAMPLE	Boundary Scan Register	5
1	0	1	RESERVED	Do Not Use	6
1	1	0	BYPASS	Bypass Register	4
1	1	1	BYPASS	Bypass Register	4

NOTE :

1. Places DQs in Hi-Z in order to sample all input data regardless of other SRAM inputs. This instruction is not IEEE 1149.1 compliant.
2. Places DQs in Hi-Z in order to sample all input data regardless of other SRAM inputs.
3. TDI is sampled as an input to the first ID register to allow for the serial shift of the external TDI data.
4. Bypass register is initiated to Vss when BYPASS instruction is invoked. The Bypass Register also holds serially loaded TDI when exiting the Shift DR states.
5. SAMPLE instruction dose not places DQs in Hi-Z.
6. This instruction is reserved for future use.

TAP Controller State Diagram



SCAN REGISTER DEFINITION

Part	Instruction Register	Bypass Register	ID Register	Boundary Scan
1Mx18	3 bits	1 bits	32 bits	107 bits
512Kx36	3 bits	1 bits	32 bits	107 bits

ID REGISTER DEFINITION

Part	Revision Number (31:28)	Part Configuration (27:18)	Vendor Definition (17:12)	Samsung JEDEC Code (11: 1)	Start Bit(0)
1Mx18	0000	01000 00011	XXXXXX	00001001110	1
512Kx36	0000	00111 00100	XXXXXX	00001001110	1

BOUNDARY SCAN EXIT ORDER

BIT	PIN ID
1	6R
2	6P
3	6N
4	7P
5	7N
6	7R
7	8R
8	8P
9	9R
10	11P
11	10P
12	10N
13	9P
14	10M
15	11N
16	9M
17	9N
18	11L
19	11M
20	9L
21	10L
22	11K
23	10K
24	9J
25	9K
26	10J
27	11J
28	11H
29	10G
30	9G
31	11F
32	11G
33	9F
34	10F
35	11E
36	10E

BIT	PIN ID
37	10D
38	9E
39	10C
40	11D
41	9C
42	9D
43	11B
44	11C
45	9B
46	10B
47	11A
48	10A
49	9A
50	8B
51	7C
52	6C
53	8A
54	7A
55	7B
56	6B
57	6A
58	5B
59	5A
60	4A
61	5C
62	4B
63	3A
64	2A
65	1A
66	2B
67	3B
68	1C
69	1B
70	3D
71	3C
72	1D

BIT	PIN ID
73	2C
74	3E
75	2D
76	2E
77	1E
78	2F
79	3F
80	1G
81	1F
82	3G
83	2G
84	1J
85	2J
86	3K
87	3J
88	2K
89	1K
90	2L
91	3L
92	1M
93	1L
94	3N
95	3M
96	1N
97	2M
98	3P
99	2N
100	2P
101	1P
102	3R
103	4R
104	4P
105	5P
106	5N
107	5R

Note: 1. NC pins are read as "X" (i.e. don't care.)

JTAG DC OPERATING CONDITIONS

Parameter	Symbol	Min	Typ	Max	Unit	Note
Power Supply Voltage	VDD	2.4	2.5	2.6	V	
Input High Level	V _{IH}	1.7	-	V _{DD} +0.3	V	
Input Low Level	V _{IL}	-0.3	-	0.7	V	
Output High Voltage(I _{OH} =-2mA)	V _{OH}	2.0	-	V _{DD}	V	
Output Low Voltage(I _{OL} =2mA)	V _{OL}	V _{SS}	-	0.4	V	

Note: 1. The input level of SRAM pin is to follow the SRAM DC specification.

JTAG AC TEST CONDITIONS


Parameter	Symbol	Min	Unit	Note
Input High/Low Level	V _{IH} /V _{IL}	2.5/0.0	V	
Input Rise/Fall Time	TR/TF	1.0/1.0	ns	
Input and Output Timing Reference Level		1.25	V	1

Note: 1. See SRAM AC test output load on page 11.

JTAG AC Characteristics


Parameter	Symbol	Min	Max	Unit	Note
TCK Cycle Time	t _{CHCH}	50	-	ns	
TCK High Pulse Width	t _{CHCL}	20	-	ns	
TCK Low Pulse Width	t _{CLCH}	20	-	ns	
TMS Input Setup Time	t _{MVCH}	5	-	ns	
TMS Input Hold Time	t _{CHMX}	5	-	ns	
TDI Input Setup Time	t _{DVCH}	5	-	ns	
TDI Input Hold Time	t _{CHDX}	5	-	ns	
SRAM Input Setup Time	t _{SVCH}	5	-	ns	
SRAM Input Hold Time	t _{CHSX}	5	-	ns	
Clock Low to Output Valid	t _{CLQV}	0	10	ns	

JTAG TIMING DIAGRAM



165 FBGA PACKAGE DIMENSIONS

13mm x 15mm Body, 1.0mm Bump Pitch, 11x15 Ball Array



Symbol	Value	Units	Note	Symbol	Value	Units	Note
A	13 ± 0.1	mm		E	1.0	mm	
B	15 ± 0.1	mm		F	14.0	mm	
C	1.3 ± 0.1	mm		G	10.0	mm	
D	0.35 ± 0.05	mm		H	0.45 ± 0.05	mm	