CA3059, CA3079

Zero-Voltage Switches for 50Hz-60Hz and 400Hz Thyristor Control Applications

Oct 1999

Features

- Relay Control
- Valve Control
- . Synchronous Switching of Flashing Lights
- · On-Off Motor Switching
- Differential Comparator with Self-Contained Power Supply for Industrial Applications
- Photosensitive Control
- Power One-Shot Control
- Heater Control
- Lamp Control

Type Features	CA3059	CA3079
• 24V, 120V, 208/230V, 277V at 50/60 or 400Hz Operation	X	X
Differential Input	X	X
• Low Balance Input Current (Max) - μ A	1	2
Built-In Protection Circuit for Opened or Shorted Sensor (Term 14)	X	X
 Sensor Range (Rx) - kΩ 	2 - 100	2 - 50
• DC Mode (Term 12)	X	
External Trigger (Term 6)	X	
External Inhibit (Term 1)	X	
DC Supply Volts (Max)	14	10
Operating Temperature Range (°C)	-55 to	+125

Ordering Information

PART NUMBER	TEMPERATURE	PACKAGE
CA3059	-55°C to +125°C	14 Lead Plastic DIP
CA3079	-55°C to +125°C	14 Lead Plastic DIP

Description

The CA3059 and CA3079 zero-voltage switches are monolithic silicon integrated circuits designed to control a thyristor in a variety of AC power switching applications for AC input voltages of 24V, 120V, 208/230V, and 277V at 50Hz-60Hz and 400Hz. Each of the zero-voltage switches incorporates 4 functional blocks (see the Functional Block Diagram) as follows:

- Limiter-Power Supply Permits operation directly from an AC line.
- Differential On/Off Sensing Amplifier Tests the condition of external sensors or command signals. Hysteresis or proportional-control capability may easily be implemented in this section.
- Zero-Crossing Detector Synchronizes the output pulses of the circuit at the time when the AC cycle is at zero voltage point; thereby eliminating radio-frequency interference (RFI) when used with resistive loads.
- 4. Triac Gating Circuit Provides high-current pulses to the gate of the power controlling thyristor.

In addition, the CA3059 provides the following important auxiliary functions (see the Functional Block Diagram).


- A built-in protection circuit that may be actuated to remove drive from the triac if the sensor opens or shorts.
- 2. Thyristor firing may be inhibited through the action of an internal diode gate connected to Terminal 1.
- High-power dc comparator operation is provided by overriding the action of the zero-crossing detector. This is accomplished by connecting Terminal 12 to Terminal 7. Gate current to the thyristor is continuous when Terminal 13 is positive with respect to Terminal 9.

The CA3059 and CA3079 are supplied in 14 lead dual-inline plastic packages.

Pinouts

CA3059 (PDIP) CA3079 (PDIP) TOP VIEW **TOP VIEW** 14 DO NOT USE DO NOT USE 1 INHIBIT 1 14 FAIL-SAFE DC SUPPLY 2 DC SUPPLY 2 13 SENSE AMP IN 13 SENSE AMP IN HIGH CURRENT 3 HIGH CURRENT 3 12 DO NOT USE 12 ZCD OVERRIDE **NEG. TRIGGER NEG. TRIGGER** TRIGGER OUT 4 1 R DRIVER (COM) TRIGGER OUT 4 11 R DRIVER (COM) AC IN 5 AC IN 5 10 R DRIVER V+ 10 R DRIVER V⁺ 9 SENSE AMP REF DO NOT USE 6 9 SENSE AMP REF TRIGGER IN COMMON 8 COMMON COMMON COMMON 7

Functional Block Diagram




^{*} NEGATIVE TEMPERATURE COEFFICIENT

AC INPUT VOLTAGE (50/60 OR 400Hz) V AC	INPUT SERIES RESISTOR (R _S) $\mathbf{k}\Omega$	DISSIPATION RATING FOR R _S W
24	2	0.5
120	10	2
208/230	20	4
277	25	5

NOTE: Circuitry within shaded areas, not included in CA3079

See chart

▲ IC = Internal connection - DO NOT USE (Terminal restriction applies only to CA3079)



▲ IC = Internal connection - DO NOT USE (Terminal restriction applies only to

FIGURE 1. SCHEMATIC DIAGRAM OF CA3059 AND CA3079

Specifications CA3059, CA3079

Absolute Maximum Ratings T _A = +25°C	Thermal Information
DC Supply Voltage (Between Terminals 2 & 7) CA3059 14V CA3079 10V DC Supply Voltage (Between Terminals 2 & 8) 14V CA3059 14V CA3079 10V Peak Supply Current (Terminals 5 & 7) ±50mA Output Pulse Current (Terminal 4) 150mA	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Electrical Specifications $T_A = +25^{\circ}C$, For all Types, Unless Otherwise Specified. All voltages are measured with respect to Terminal 7. For Operating at $120V_{RMS}$, 50-60Hz (AC Line Voltage) (Note 1)

PAR	AMETERS	SYMBOL	TEST CONDITIONS	MIN	UNITS		
DC SUPPLY VOLTA	GE (Figure 2A, 2B, 2C)	•					
Inhibit Mode	At 50/60Hz	Vs	$R_S = 8k\Omega$, $I_L = 0$	6.1	6.5	7	V
	At 400Hz		$R_S = 10k\Omega$, $I_L = 0$	-	6.8	-	V
	At 50/60Hz		$R_S = 5k\Omega$, $I_L = 0$	-	6.4	-	٧
Pulse Mode	At 50/60Hz	Vs	$R_S = 8k\Omega$, $I_L = 0$	6	6.4	7	V
	At 400Hz		$R_S = 10k\Omega$, $I_L = 0$	-	6.7	-	V
	At 50/60Hz		$R_S = 5k\Omega$, $I_L = 0$	-	6.3	-	V
Gate Trigger Current	(Figures 3, 4A)	I _{GT} Terminal 4	Terminals 3 and 2 Connected, V _{GT} = 1V	-	105	-	mA
PEAK OUTPUT CUP	RENT (PULSED) (Figur	es 4, 5)			ı		
With Internal Power S Figure 4a, 4b	Supply	I _{OM} Terminal 4	Terminal 3 open, Gate Trigger Voltage (V _{GT}) = 0	50	84	-	mA
			Terminals 3 and 2 Connected, Gate Trigger Voltage (V _{GT}) = 0	90	124	-	mA
With External Power	Supply	I _{OM}	Terminal 3 open, $V+ = 12V$, $V_{GT} = 0$	-	170	-	mA
Figure 5a, 5b, 5c		Terminal 4	Terminals 3 and 2 Connected, V+ = 12V, V _{GT} = 0		240	-	mA
Inhibit Input Ratio (Fi	gure 6)	V ₉ /V ₂	Voltage Ratio of Terminals 9 to 2	0.465	0.485	0.520	-
TOTAL GATE PULSI	E DURATION (Note 2) (F	igure 7A, 7B, 7C	, 7D)				
For Positive dv/dt	Positive dv/dt 50-60Hz t _P		C _{EXT} = 0	70	100	140	μs
	400Hz		$C_{EXT} = 0$, $R_{EXT} = \infty$	-	12	-	μs
For Negative dv/dt	50-60Hz	t _N	C _{EXT} = 0	70	100	140	μs
	400Hz		$C_{EXT} = 0$, $R_{EXT} = \infty$	-	10	-	μs
PULSE DURATION A	AFTER ZERO CROSSIN	G (50-60Hz) (Fig	ure 7A)				
For Positive dv/dt		t _{P1}	$C_{EXT} = 0$, $R_{EXT} = \infty$	-	50	-	μs
For Negative dv/dt		t _{N1}	1	-	60	-	μs
OUTPUT LEAKAGE	CURRENT (Figure 8)	•	•	•	•	•	•
Inhibit Mode		I ₄		-	0.001	10	μΑ
INPUT BIAS CURRE	NT (Figure 9)	•	•	•	•	•	•
CA3059		I _I		-	220	1000	nA
CA3079				-	220	2000	nA
Common-mode Input	: Voltage Range	V _{CMR}	Terminals 9 and 13 Connected	-	1.5 to 5	-	V

Specifications CA3059, CA3079

Electrical Specifications

 $T_A = +25^{\circ}$ C, For all Types, Unless Otherwise Specified. All voltages are measured with respect to Terminal 7. For Operating at 120V_{RMS}, 50-60Hz (AC Line Voltage) (Note 1) **(Continued)**

PARAMETERS	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
SENSITIVITY (Note 3) (Figures 4(a), 11)						
Pulse Mode	ΔV_{13}	Terminal 12 open	-	6	-	mV

NOTES:


- The values given in the Electrical Characteristics Chart at 120V also apply for operation at input voltages of 208/230V, and 277V, except for Pulse Duration. However, the series resistor (R_S) must have the indicated value, shown in the chart in the Functional Block Diagram, for the specified input voltage.
- 2. Pulse Duration in 50Hz applications is approximately 15% longer than shown in Figure 7(b).
- 3. Required voltage change at Terminal 13 to either turn OFF the triac when ON or turn ON the triac when OFF.

Maximum Voltage Ratings $T_A = +25$ °C

	MAXIMUM VOLTAGE RATINGS T _A = +25°C									MAXI CURF RATI	RENT					
TERM. NO.	NOTE 3 1	2	3	4	NOTE 1 5	NOTE 3	7	8	9	10	11	NOTE 3 12	13	NOTES 2, 3 14	I _{IN} mA	I _{OUT} mA
1 Note 3		Note 4	Note 4	Note 4	Note 4	15 0	10 -2	Note 4	Note 4	Note 4	Note 4	Note 4	Note 4	Note 4	10	0.1
2			0 -15	0 -15	2 -14	0 -14	0 Note 5 -14	0 Note 5 -14	0 -14	0 -14	0 -14	Note 4	0 -14	0 -14	150	10
3				0 -15	Note 4	Note 4	Note 4	Note 4	Note 4	Note 4	Note 4	Note 4	Note 4	Note 4	Note 4	Note 4
4					Note 4	2 -10	Note 4	Note 4	Note 4	Note 4	Note 4	Note 4	Note 4	Note 4	0.1	150
5 Note 1						Note 4	7 -7	Note 4	Note 4	Note 4	Note 4	Note 4	Note 4	Note 4	50	10
6 Note 3							14 0	Note 4	Note 4	Note 4	Note 4	Note 4	Note 4	Note 4	Note 4	Note 4
7								Note 4	14 0	Note 4	20 0	2.5 -2.5	14 0	6 -6	Note 4	Note 4
8									10 0	Note 4	Note 4	Note 4	Note 4	Note 4	0.1	2
9										Note 4	Note 4	Note 4	Note 4	Note 4	Note 4	Note 4
10											Note 4	Note 4		Note 4	Note 4	Note4
11												Note 4				
12 Note 3													Note 4	Note 4	50	50
13														Note 4	Note 4	Note4
14 Note 3															2	2

This chart gives the range of voltages which can be applied to the terminals listed horizontally with respect to the terminals listed vertically. For example, the voltage range of horizontal Terminal 6 to vertical Terminal 4 is 2V to -10V. NOTES:

- 1. Resistance should be inserted between Terminal 5 and external supply or line voltage for limiting current into Terminal 5 to less than 50mA.
- 2. Resistance should be inserted between Terminal 14 and external supply for limiting current into Terminal 14 to less than 2mA.
- 3. For the CA3079 indicated terminal is internally connected and, therefore, should not be used.
- 4. Voltages are not normally applied between these terminals; however, voltages appearing between these terminals are safe, if the specified voltage limits between all other terminals are not exceeded.
- 5. For CA3079 (0V to -10V).







FIGURE 2A. DC SUPPLY VOLTAGE TEST CIRCUIT FOR CA3059 AND CA3079

FIGURE 2B. DC SUPPLY VOLTAGE vs AMBIENT TEMPERA-TURE FOR CA3059 AND CA3079







FIGURE 2C. DC SUPPLY VOLTAGE vs EXTERNAL LOAD
CURRENT FOR CA3059 AND CA3079

FIGURE 3. GATE TRIGGER CURRENT vs GATE TRIGGER
VOLTAGE FOR CA3059 AND CA3079








FIGURE 4A. PEAK OUTPUT (PULSED) AND GATE TRIGGER
CURRENT WITH INTERNAL POWER SUPPLY
TEST CIRCUIT FOR CA3059 AND CA3079

FIGURE 4B. PEAK OUTPUT CURRENT (PULSED) vs AMBIENT TEMPERATURE FOR CA3059 AND CA3079






ALL RESISTANCE VALUES ARE IN $\boldsymbol{\Omega}$

FIGURE 5A. PEAK OUTPUT CURRENT (PULSED) WITH EXTER-**NAL POWER SUPPLY TEST CIRCUIT FOR CA3059**

FIGURE 5B. PEAK OUTPUT CURRENT (PULSED) vs EXTER-**NAL POWER SUPPLY VOLTAGE FOR CA3059**






FIGURE 6(A). INPUT INHIBIT VOLTAGE RATIO TEST CIRCUIT **FOR CA3059 AND CA3079**





FIGURE 5C. PEAK OUTPUT CURRENT (PULSED) vs AMBIENT **TEMPERATURE FOR CA3059**

FIGURE 6B. INPUT INHIBIT VOLTAGE RATIO vs AMBIENT TEM-PERATURE FOR CA3059 AND CA3079



120VRMS, 50/60Hz OPERATION T_A = +25°C t_P (POSITIVE dv/dt) t_N (NEGATIVE dv/dt) 100 0 0.01 0.02 0.03 0.04 0.05 0.06 0.07 0.08 0.09 EXTERNAL CAPACITANCE (μF)

NOTE: Circuitry within shaded area not included in CA3079. All resistance values are in Ω

FIGURE 7A. GATE PULSE DURATION TEST CIRCUIT WITH ASSOCIATED WAVEFORM FOR CA3059 AND CA3079

700 120VRMS, 50/60Hz OPERATION $T_A = +25^{\circ}C$ 600 PULSE DURATION AFTER ZERO CROSSING (μs) 500 t_{N1} (NEGATIVE dv/dt) 400 300 200 tp1 (POSITIVE dv/dt) 100 O 0 0.01 0.02 0.03 0.04 0.05 0.06 0.07 0.08 0.09 0.1 EXTERNAL CAPACITANCE (μF)

FIGURE 7B. TOTAL GATE PULSE DURATION vs EXTERNAL CAPACITANCE FOR CA3059 AND CA3079




FIGURE 7C. PULSE DURATION AFTER ZERO CROSSING vs EXTERNAL CAPACITANCE FOR CA3059 & CA3079




FIGURE 7D. TOTAL GATE PULSE DURATION vs EXTERNAL RESISTANCE FOR CA3059





FIGURE 8. OUTPUT LEAKAGE CURRENT (INHIBIT MODE) vs AMBIENT TEMPERATURE FOR CA3059 AND CA3079

FIGURE 9. INPUT BIAS CURRENT TEST CIRCUIT FOR CA3059 AND CA3079







FIGURE 16A. LINE-OPERATED IC TIMER FOR LONG TIME PERIODS



CA3059, CA3079

1t	2t	4t	8t	16t	32t	64t	128t	to			
CD4020A TERMINALS											
а	b	С	d	е	f	g	h				
CD4048A TERMINALS											
A B C D E F G H											
С	NC	NC	NC	NC	NC	NC	NC	1t			
NC	С	NC	NC	NC	NC	NC	NC	2t			
С	С	NC	NC	NC	NC	NC	NC	3t			
NC	NC	С	NC	NC	NC	NC	NC	4t			
С	NC	С	NC	NC	NC	NC	NC	5t			
NC	С	С	NC	NC	NC	NC	NC	6t			
С	С	С	NC	NC	NC	NC	NC	7t			
NC	NC	NC	С	NC	NC	NC	NC	8t			
С	NC	NC	С	NC	NC	NC	NC	9t			
NC	С	NC	С	NC	NC	NC	NC	10t			
С	С	NC	С	NC	NC	NC	NC	11t			
NC	NC	С	С	NC	NC	NC	NC	12t			
С	NC	С	С	NC	NC	NC	NC	13t			
NC	С	С	С	NC	NC	NC	NC	14t			
С	С	С	С	NC	NC	NC	NC	15t			
С	С	С	С	NC	С	С	NC	111t			
NC	NC	NC	NC	С	С	С	NC	112t			
С	NC	NC	NC	С	С	С	NC	113t			
С	С	С	С	С	С	С	С	255t			

NOTES:

- 1. $t_0 = \text{Total time delay} = n_1 t + n_2 t + \dots n_n t$.
- 2. C = Connect. For example, interconnect terminal a of the CD4020A and terminal A of the CD4048A.
- 3. NC = No Connection. For example, terminal b of the CD4020A open and terminal B of the CD4048A connected to $+V_{DD}$ bus.




FIGURE 17B. "PROGRAMMING" TABLE FOR FIGURE 17(A).

Operating Considerations

Power Supply Considerations for CA3059 and CA3079

The CA3059 and CA3079 are intended for operation as self-powered circuits with the power supplied from and AC line through a dropping resistor. The internal supply is designed to allow for some current to be drawn by the auxiliary power circuits. Typical power supply characteristics are given in Figures 2(b) and 2(c).

Power Supply Considerations for CA3059

The output current available from the internal supply may not be adequate for higher power applications. In such applications an external power supply with a higher voltage should be used with a resulting increase in the output level. (See Figure 4 for the peak output current characteristics.) When an external power supply is used, Terminal 5 should be connected to Terminal 7 and the synchronizing voltage applied to Terminal 12 as illustrated in Figure 5(a).

Operation of Built-In Protection for the CA3059

A special feature of the CA3059 is the inclusion of a protection circuit which, when connected, removes power from the load if the sensor either shorts or opens. The protection circuit is activated by connecting Terminal 14 to Terminal 13 as shown in the Functional Block Diagram. To assure proper operation of the protection circuit the following conditions should be observed:

1. Use the internal supply and limit the external load current to 2mA with a $5k\Omega$ dropping resistor.

- 2. Set the value of R_P and sensor resistance (R_X) between $2k\Omega$ and $100k\Omega.$
- 3. The ratio of R_X to R_P, typically, should be greater than 0.33 and less than 3. If either of these ratios is not met with an unmodified sensor over the entire anticipated temperature range, then either a series or shunt resistor must be added to avoid undesired activation of the circuit.


If operation of the protection circuit is desired under conditions other than those specified above, then apply the data given in Figure 12.

External Inhibit Function for the CA3059

A priority inhibit command may be applied to Terminal 1. The presence of at least +1.2V at $10\mu A$ will remove drive from the thyristor. This required level is compatible with DTL or T^2L logic. A logical 1 activates the inhibit function.

DC Gate Current Mode for the CA3059

Connecting Terminals 7 and 12 disables the zero-crossing detector and permits the flow of gate current on demand from the differential sensing amplifier. This mode of operation is useful when comparator operation is desired or when inductive loads are switched. Care must be exercised to avoid overloading the internal power supply when operating in this mode. A sensitive gate thyristor should be used with a resistor placed between Terminal 4 and the gate in order to limit the gate current.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid gradations are in mils (10^{-3} inch) .

The photographs and dimensions represent a chip when it is par of the wafer. When the wafer is cut into chips, the cleavage angles are 57° instead of 90° with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17mm) larger in both dimensions.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time withou notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com