

μ PD4264805, 42S65805, 4265805**64 M-BIT DYNAMIC RAM
8 M-WORD BY 8-BIT, EDO****Description**

The μ PD4264805, 42S65805, 4265805 are 8,388,608 words by 8 bits CMOS dynamic RAMs with optional EDO.

EDO is a kind of the page mode and is useful for the read operation.

Besides, the μ PD42S65805 can execute CAS before RAS self refresh.

These are packaged in 32-pin plastic TSOP (II) and 32-pin plastic SOJ.

Features

- EDO (Hyper page mode)
- 8,388,608 words by 8 bits organization
- Single +3.3 V ± 0.3 V power supply
- Fast access and cycle time

| Part number | Power consumption Active (MAX.) | Access time (MAX.) | R/W cycle time (MIN.) | EDO (Hyper page mode) cycle time (MIN.) |
|-----------------------------------|------------------------------------|-----------------------|--------------------------|--|
| μ PD4264805-A50 | 378 mW | | | |
| μ PD42S65805-A50, 4265805-A50 | 486 mW | 50 ns | 84 ns | 20 ns |
| μ PD4264805-A60 | 342 mW | | | |
| μ PD42S65805-A60, 4265805-A60 | 414 mW | 60 ns | 104 ns | 25 ns |

- ★ • The μ PD42S65805 can execute CAS before RAS self refresh.

| Part number | Refresh cycle | Refresh | Power consumption at standby (MAX.) |
|------------------|---------------------|---|--|
| μ PD42S65805 | 4,096 cycles/128 ms | <u>RAS</u> only refresh, Normal read/write, <u>CAS</u> before <u>RAS</u> self refresh, <u>CAS</u> before <u>RAS</u> refresh, Hidden refresh | 0.72 mW (CMOS level input) |
| μ PD4264805 | 8,192 cycles/64 ms | <u>RAS</u> only refresh, Normal read/write | 1.8 mW (CMOS level input) |
| | 4,096 cycles/64 ms | <u>CAS</u> before <u>RAS</u> refresh, Hidden refresh | |
| μ PD4265805 | 4,096 cycles/64 ms | <u>RAS</u> only refresh, Normal read/write, <u>CAS</u> before <u>RAS</u> refresh, Hidden refresh | |

The information in this document is subject to change without notice.


★ Ordering Information

| Part number | Access time (MAX.) | Package | Refresh |
|----------------------------|-----------------------|---------------------------------------|------------------------------------|
| μ PD42S65805G5-A50-7JD | 50 ns | 32-pin plastic TSOP (II) (400 mil) | <u>CAS before RAS</u> self refresh |
| μ PD42S65805G5-A60-7JD | 60 ns | | <u>CAS before RAS</u> refresh |
| μ PD42S65805LE-A50 | 50 ns | 32-pin plastic SOJ (400 mil) | RAS only refresh |
| μ PD42S65805LE-A60 | 60 ns | | Hidden refresh |
| μ PD4264805G5-A50-7JD | 50 ns | 32-pin plastic TSOP (II) (400 mil) | <u>CAS before RAS</u> refresh |
| μ PD4264805G5-A60-7JD | 60 ns | | RAS only refresh |
| μ PD4265805G5-A50-7JD | 50 ns | | Hidden refresh |
| μ PD4265805G5-A60-7JD | 60 ns | | |
| μ PD4264805LE-A50 | 50 ns | 32-pin plastic SOJ (400 mil) | |
| μ PD4264805LE-A60 | 60 ns | | |
| μ PD4265805LE-A50 | 50 ns | | |
| μ PD4265805LE-A60 | 60 ns | | |

★ Pin Configurations (Marking Side)


32-pin Plastic TSOP (II) (400 mil)

μ PD4264805G5-7JD
 μ PD42S65805G5-7JD
 μ PD4265805G5-7JD



32-pin Plastic SOJ (400 mil)

μ PD4264805LE
 μ PD42S65805LE
 μ PD4265805LE




Note A12 ... μ PD4264805

NC ... μ PD42S65805, 4265805

- A0 to A12 : Address Inputs
- I/O1 to I/O8 : Data Inputs/Outputs
- RAS : Row Address Strobe
- CAS : Column Address Strobe
- WE : Write Enable
- OE : Output Enable
- V_{cc} : Power Supply
- GND : Ground
- NC : No Connection

Block Diagram



★ Notes 1.

| Part number | Row address | Column address |
|---------------------------|-------------|----------------|
| μ PD4264805 | A0 – A12 | A0 – A9 |
| μ PD42S65805, 4265805 | A0 – A11 | A0 – A10 |

2. 4,096 x 2,048 x 8

Input/Output Pin Functions

The μ PD4264805, 42S65805, 4265805 have input pins $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$, Address^{Note} and input/output pins I/O1 to I/O8.

| Pin name | Input/Output | Function |
|--|--------------|--|
| $\overline{\text{RAS}}$ (Row address strobe) | Input | $\overline{\text{RAS}}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh |
| $\overline{\text{CAS}}$ (Column address strobe) | Input | $\overline{\text{CAS}}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier. |
| A0 to Ax ^{Note} (Address inputs) | Input | Address bus. Input total 23-bit of address signal, upper bits and lower bits ^{Note} in sequence (address multiplex method). Therefore, one word is selected from 8,388,608-word by 8-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{\text{RAS}}$. Then, switch the address bus to column address and activate $\overline{\text{CAS}}$. Each address is taken into the device when $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. |
| $\overline{\text{WE}}$ (Write enable) | Input | Write control signal. Write operation is executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$. |
| $\overline{\text{OE}}$ (Output enable) | Input | Read control signal. Read operation can be executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{OE}}$. If $\overline{\text{WE}}$ is activated during read operation, $\overline{\text{OE}}$ is to be ineffective in the device. Therefore, read operation cannot be executed. |
| I/O1 to I/O8 (Data inputs/outputs) | Input/Output | 8-bit data bus. I/O1 to I/O8 are used to input/output data. |



Note

| Part number | Address inputs | Upper bits | Lower bits |
|---------------------------|----------------|------------|------------|
| μ PD4264805 | A0 - A12 | 13 | 10 |
| μ PD42S65805, 4265805 | A0 - A11 | 12 | 12 |

Hyper Page Mode (EDO)

The hyper page mode (EDO) is a kind of page mode with enhanced features. The two major features of the hyper page mode (EDO) are as follows.

1. Data output time is extended.

In the hyper page mode (EDO), the output data is held to the next $\overline{\text{CAS}}$ cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode (EDO) is extended compared with the fast page mode (= data extend function). In the fast page mode, the data output time becomes shorter as the $\overline{\text{CAS}}$ cycle time becomes shorter. Therefore, in the hyper page mode (EDO), the timing margin in read cycle is larger than that of the fast page mode even if the $\overline{\text{CAS}}$ cycle time becomes shorter.

2. The $\overline{\text{CAS}}$ cycle time in the hyper page mode (EDO) is shorter than that in the fast page mode.


In the hyper page mode (EDO), due to the data extend function, the $\overline{\text{CAS}}$ cycle time can be shorter than in the fast page mode if the timing margin is the same.

Taking a device whose t_{RAC} is 60 ns as an example, the $\overline{\text{CAS}}$ cycle time in the fast page mode is 25 ns while that in the fast page mode is 40 ns.

In the hyper page mode (EDO), read (data out) and write (data in) cycles can be executed repeatedly during one $\overline{\text{RAS}}$ cycle. The hyper page mode (EDO) allows both read and write operations during one cycle.

The following shows a part of the hyper page mode (EDO) read cycle. Specifications to be observed are described in the next page.

Hyper Page Mode (EDO) Read Cycle



Cautions when using the hyper page mode (EDO)

1. $\overline{\text{CAS}}$ access should be used to operate t_{HPC} at the MIN. value.
2. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on the state of each signal.
 - (1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OFR} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
The slower of t_{OFC} and t_{OFR} becomes effective.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive t_{EZ} is effective.
Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{RRH} or t_{RH} must be met t_{EZ} and t_{WPZ} are effective.
The faster of t_{EZ} and t_{WPZ} becomes effective.
The faster of (1) and (2) becomes effective.
3. In read cycle, the effective specification depends on the state of $\overline{\text{CAS}}$ signal when controlling data output with the $\overline{\text{OE}}$ signal.
 - (1) $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{CHO} is effective.
 - (2) $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{CHH} is effective.

Electrical Specifications

- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC\ (MIN.)}$), wait more than $100\ \mu s$ (\overline{RAS} , \overline{CAS} inactive) and then, execute eight \overline{CAS} before \overline{RAS} or \overline{RAS} only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Unit |
|------------------------------------|-----------|-----------|--------------|------|
| Voltage on any pin relative to GND | V_T | | -0.5 to +4.6 | V |
| Supply voltage | V_{CC} | | -0.5 to +4.6 | V |
| Output current | I_O | | 50 | mA |
| Power dissipation | P_D | | 1 | W |
| Operating ambient temperature | T_A | | 0 to +70 | °C |
| Storage temperature | T_{STG} | | -55 to +125 | °C |

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|----------|-----------|------|------|----------------|------|
| Supply voltage | V_{CC} | | 3.0 | 3.3 | 3.6 | V |
| High level input voltage | V_{IH} | | 2.0 | | $V_{CC} + 0.3$ | V |
| Low level input voltage | V_{IL} | | -0.3 | | +0.8 | V |
| Operating ambient temperature | T_A | | 0 | | 70 | °C |

Capacitance ($T_A = 25\ ^\circ C$, $f = 1\ MHz$)

| Parameter | Symbol | Test condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|-----------|------------------|------|------|------|------|
| Input capacitance | C_{I1} | Address | | | 5 | pF |
| | C_{I2} | RAS, CAS, WE, OE | | | 7 | |
| Data input/output capacitance | $C_{I/O}$ | I/O | | | 7 | pF |

★ DC Characteristics (Recommended operating conditions unless otherwise noted)

[μ PD4264805]

| Parameter | Symbol | Test condition | | MIN. | MAX. | Unit | Notes |
|--|------------|---|----------------------------|------|------|---------------|------------|
| Operating current | I_{CC1} | \overline{RAS} , \overline{CAS} cycling $t_{RC} = t_{RC(\text{MIN.})}$, $I_o = 0 \text{ mA}$ | $t_{TRAC} = 50 \text{ ns}$ | | 105 | mA | 1, 2, 3 |
| | | | $t_{TRAC} = 60 \text{ ns}$ | | 95 | | |
| Standby current | I_{CC2} | \overline{RAS} , $\overline{CAS} \geq V_{IH(\text{MIN.})}$, $I_o = 0 \text{ mA}$ \overline{RAS} , $\overline{CAS} \geq V_{CC} - 0.2 \text{ V}$, $I_o = 0 \text{ mA}$ | | | 1.0 | mA | |
| | | | | | 0.5 | | |
| RAS only refresh current | I_{CC3} | \overline{RAS} cycling, $\overline{CAS} \geq V_{IH(\text{MIN.})}$ $t_{RC} = t_{RC(\text{MIN.})}$, $I_o = 0 \text{ mA}$ | $t_{TRAC} = 50 \text{ ns}$ | | 105 | mA | 1, 2, 3, 4 |
| | | | $t_{TRAC} = 60 \text{ ns}$ | | 95 | | |
| Operating current (Hyper page mode (EDO)) | I_{CC4} | $\overline{RAS} \leq V_{IL(\text{MAX.})}$, \overline{CAS} cycling $t_{HPC} = t_{HPC(\text{MIN.})}$, $I_o = 0 \text{ mA}$ | $t_{TRAC} = 50 \text{ ns}$ | | 105 | mA | 1, 2, 5 |
| | | | $t_{TRAC} = 60 \text{ ns}$ | | 95 | | |
| CAS before \overline{RAS} refresh current | I_{CC5} | \overline{RAS} cycling $t_{RC} = t_{RC(\text{MIN.})}$, $I_o = 0 \text{ mA}$ | $t_{TRAC} = 50 \text{ ns}$ | | 135 | mA | 1, 2 |
| | | | $t_{TRAC} = 60 \text{ ns}$ | | 115 | | |
| Input leakage current | $I_{I(L)}$ | $V_I = 0$ to 3.6 V All other pins not under test = 0 V | | -5 | +5 | μA | |
| Output leakage current | $I_{O(L)}$ | $V_O = 0$ to 3.6 V Output is disabled (Hi-Z) | | -5 | +5 | μA | |
| High level output voltage | V_{OH} | $I_o = -2.0 \text{ mA}$ | | 2.4 | | V | |
| Low level output voltage | V_{OL} | $I_o = +2.0 \text{ mA}$ | | | 0.4 | V | |

[μ PD42S65805, 4265805]


| Parameter | | Symbol | Test condition | | MIN. | MAX. | Unit | Notes | |
|--|------------------|--------|---|--|---------------------------------|------|---------|------------------|--|
| Operating current | | Icc1 | $\overline{\text{RAS}}, \overline{\text{CAS}}$ cycling | | $t_{\text{TRAC}} = 50$ ns | | 135 | mA 1, 2, 3 | |
| | | | $t_{\text{RC}} = t_{\text{RC}(\text{MIN.})}, I_o = 0$ mA | | $t_{\text{TRAC}} = 60$ ns | | 115 | | |
| Standby current | μ PD42S65805 | Icc2 | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{IH(\text{MIN.})}, I_o = 0$ mA | | | 1.0 | mA | | |
| | | | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2$ V, $I_o = 0$ mA | | | 0.2 | | | |
| | μ PD4265805 | | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{IH(\text{MIN.})}, I_o = 0$ mA | | | 1.0 | | | |
| | | | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2$ V, $I_o = 0$ mA | | | 0.5 | | | |
| RAS only refresh current | | Icc3 | $\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}} \geq V_{IH(\text{MIN.})}$ | | $t_{\text{TRAC}} = 50$ ns | | 135 | mA 1, 2, 3, 4 | |
| | | | $t_{\text{RC}} = t_{\text{RC}(\text{MIN.})}, I_o = 0$ mA | | $t_{\text{TRAC}} = 60$ ns | | 115 | | |
| (Hyper page mode (EDO)) | | Icc4 | $\overline{\text{RAS}} \leq V_{IL(\text{MAX.})}, \overline{\text{CAS}}$ cycling | | $t_{\text{TRAC}} = 50$ ns | | 105 | mA 1, 2, 5 | |
| | | | $t_{\text{HPC}} = t_{\text{HPC}(\text{MIN.})}, I_o = 0$ mA | | $t_{\text{TRAC}} = 60$ ns | | 95 | | |
| CAS before RAS refresh current | | Icc5 | $\overline{\text{RAS}}$ cycling | | $t_{\text{TRAC}} = 50$ ns | | 135 | mA 1, 2 | |
| | | | $t_{\text{RC}} = t_{\text{RC}(\text{MIN.})}, I_o = 0$ mA | | $t_{\text{TRAC}} = 60$ ns | | 115 | | |
| CAS before RAS long refresh current (4,096 cycles/128 ms, only for the μ PD42S65805) | | Icc6 | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh: $t_{\text{RC}} = 31.3$ μ s $\overline{\text{RAS}}, \overline{\text{CAS}}:$ $V_{CC} - 0.2$ V $\leq V_{IH} \leq V_{IH(\text{MAX.})}$ 0 V $\leq V_{IL} \leq 0.2$ V | | $t_{\text{RAS}} \leq 300$ ns | | 500 | μ A 1, 2 | |
| | | | Standby: $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2$ V Address: V_{IH} or V_{IL} WE, OE: V_{IH} $I_o = 0$ mA | | $t_{\text{RAS}} \leq 1$ μ s | | 600 | | |
| $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh current (only for the μ PD42S65805) | | Icc7 | $\overline{\text{RAS}}, \overline{\text{CAS}}:$ $t_{\text{RASS}} = 5$ ms $V_{CC} - 0.2$ V $\leq V_{IH} \leq V_{IH(\text{MAX.})}$ 0 V $\leq V_{IL} \leq 0.2$ V $I_o = 0$ mA | | | 400 | μ A | 2 | |
| Input leakage current | | Ii(L) | $V_i = 0$ to 3.6 V All other pins not under test = 0 V | | -5 | +5 | μ A | | |
| Output leakage current | | Io(L) | $V_o = 0$ to 3.6 V Output is disabled (Hi-Z) | | -5 | +5 | μ A | | |
| High level output voltage | | Voh | $I_o = -2.0$ mA | | 2.4 | | V | | |
| Low level output voltage | | Vol | $I_o = +2.0$ mA | | | 0.4 | V | | |

- Notes**
- Icc1, Icc3, Icc4, Icc5 and Icc6 depend on cycle rates (t_{RC} and t_{HPC}).
 - Specified values are obtained with outputs unloaded.
 - Icc1 and Icc3 are measured assuming that address can be changed once or less during $\overline{\text{RAS}} \leq V_{IL(\text{MAX.})}$ and $\overline{\text{CAS}} \geq V_{IH(\text{MIN.})}$.
 - Icc3 is measured assuming that all column address inputs are held at either high or low.
 - Icc4 is measured assuming that all column address inputs are switched only once during each hyper page (EDO) cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

| Parameter | Symbol | t _{RAC} = 50 ns | | t _{RAC} = 60 ns | | Unit | Notes |
|----------------------------------|--------------------------|--------------------------|--------|--------------------------|--------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Read / Write cycle time | t _{RC} | 84 | — | 104 | — | ns | |
| RAS precharge time | t _{RP} | 30 | — | 40 | — | ns | |
| CAS precharge time | t _{CPN} | 7 | — | 10 | — | ns | |
| RAS pulse width | t _{RA} | 50 | 10,000 | 60 | 10,000 | ns | 1 |
| CAS pulse width | t _{CA} | 8 | 10,000 | 10 | 10,000 | ns | |
| RAS hold time | t _{RSH} | 13 | — | 15 | — | ns | |
| CAS hold time | t _{CSH} | 38 | — | 40 | — | ns | |
| RAS to CAS delay time | t _{RC} | 11 | 37 | 14 | 45 | ns | 2 |
| RAS to column address delay time | t _{RAD} | 9 | 25 | 12 | 30 | ns | 2 |
| CAS to RAS precharge time | t _{CRP} | 5 | — | 5 | — | ns | 3 |
| Row address setup time | t _{ASR} | 0 | — | 0 | — | ns | |
| Row address hold time | t _{RAH} | 7 | — | 10 | — | ns | |
| Column address setup time | t _{ASC} | 0 | — | 0 | — | ns | |
| Column address hold time | t _{CAH} | 7 | — | 10 | — | ns | |
| OE lead time referenced to RAS | t _{ES} | 0 | — | 0 | — | ns | |
| CAS to data setup time | t _{CLZ} | 0 | — | 0 | — | ns | |
| OE to data setup time | t _{OLZ} | 0 | — | 0 | — | ns | |
| OE to data delay time | t _{ED} | 10 | — | 13 | — | ns | |
| Transition time (rise and fall) | t _r | 1 | 50 | 1 | 50 | ns | |
| Refresh time | μ PD42S65805 | t _{REF} | — | 128 | — | 128 | ms |
| | μ PD4264805, 4265805 | | — | 64 | — | 64 | ms |



Notes 1. In $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles, $t_{\text{RAS}}(\text{MAX.})$ is 100 μs .

If 10 $\mu\text{s} < t_{\text{RAS}} < 100 \mu\text{s}$, $\overline{\text{RAS}}$ precharge time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh (t_{RPS}) is applied.

2. For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|--------------------------------|---|
| $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{TRAC}}(\text{MAX.})$ | $t_{\text{TRAC}}(\text{MAX.})$ |
| $t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{TAA}}(\text{MAX.})$ | $t_{\text{RAD}} + t_{\text{TAA}}(\text{MAX.})$ |
| $t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{TCAC}}(\text{MAX.})$ | $t_{\text{RCD}} + t_{\text{TCAC}}(\text{MAX.})$ |

$t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}}(\text{MAX.})$ are specified as reference points only; they are not restrictive operating parameters.

They are used to determine which access time (t_{TRAC} , t_{TAA} or t_{TCAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

3. $t_{\text{CRP}}(\text{MIN.})$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.

4. This specification is applied only to the μ PD42S65805.

Read Cycle

| Parameter | Symbol | $t_{\text{TRAC}} = 50 \text{ ns}$ | | $t_{\text{TRAC}} = 60 \text{ ns}$ | | Unit | Notes |
|--|--------------------|-----------------------------------|------|-----------------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Access time from $\overline{\text{RAS}}$ | t_{TRAC} | — | 50 | — | 60 | ns | 1 |
| Access time from $\overline{\text{CAS}}$ | t_{TCAC} | — | 13 | — | 15 | ns | 1 |
| Access time from column address | t_{TAA} | — | 25 | — | 30 | ns | 1 |
| Access time from $\overline{\text{OE}}$ | t_{TOEA} | — | 13 | — | 15 | ns | |
| Column address lead time referenced to $\overline{\text{RAS}}$ | t_{TRL} | 25 | — | 30 | — | ns | |
| Read command setup time | t_{TRCS} | 0 | — | 0 | — | ns | |
| Read command hold time referenced to $\overline{\text{RAS}}$ | t_{TRRH} | 0 | — | 0 | — | ns | 2 |
| Read command hold time referenced to $\overline{\text{CAS}}$ | t_{TRCH} | 0 | — | 0 | — | ns | 2 |
| Output buffer turn-off delay time from $\overline{\text{OE}}$ | t_{TOEZ} | 0 | 10 | 0 | 13 | ns | 3 |
| $\overline{\text{CAS}}$ hold time to $\overline{\text{OE}}$ | t_{TOCHO} | 5 | — | 5 | — | ns | 4 |

Notes 1. For read cycles, access time is defined as follows:

| Input conditions | Access time | Access time from $\overline{\text{RAS}}$ |
|---|--------------------------------|---|
| $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{TRAC}}(\text{MAX.})$ | $t_{\text{TRAC}}(\text{MAX.})$ |
| $t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{TAA}}(\text{MAX.})$ | $t_{\text{RAD}} + t_{\text{TAA}}(\text{MAX.})$ |
| $t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{TCAC}}(\text{MAX.})$ | $t_{\text{RCD}} + t_{\text{TCAC}}(\text{MAX.})$ |

$t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}}(\text{MAX.})$ are specified as reference points only; they are not restrictive operating parameters.

They are used to determine which access time (t_{TRAC} , t_{TAA} or t_{TCAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

2. Either $t_{\text{TRCH}}(\text{MIN.})$ or $t_{\text{TRRH}}(\text{MIN.})$ should be met in read cycles.

3. $t_{\text{TOEZ}}(\text{MAX.})$ defines the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

4. $\overline{\text{WE}}$: inactive (in read cycle)

$\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{TOCHO} is effective.

$\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{TOCH} is effective.

Write Cycle

| Parameter | Symbol | t _{RAC} = 50 ns | | t _{RAC} = 60 ns | | Unit | Notes |
|---------------------------------------|------------------|--------------------------|------|--------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| WE hold time referenced to <u>CAS</u> | t _{WCH} | 7 | — | 10 | — | ns | 1 |
| WE pulse width | t _{WP} | 7 | — | 10 | — | ns | 1 |
| WE lead time referenced to <u>RAS</u> | t _{RWL} | 13 | — | 15 | — | ns | |
| WE lead time referenced to <u>CAS</u> | t _{CWL} | 7 | — | 10 | — | ns | |
| WE setup time | t _{WCS} | 0 | — | 0 | — | ns | 2 |
| <u>OE</u> hold time | t _{OEH} | 0 | — | 0 | — | ns | |
| Data-in setup time | t _{DS} | 0 | — | 0 | — | ns | 3 |
| Data-in hold time | t _{DH} | 7 | — | 10 | — | ns | 3 |

- Notes**
1. t_{WP} (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t_{WCH} (MIN.) should be met.
 2. If t_{WCS} \geq t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS} (MIN.) and t_{DH} (MIN.) are referenced to the CAS falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the WE falling edge.

Read Modify Write Cycle

| Parameter | Symbol | t _{RAC} = 50 ns | | t _{RAC} = 60 ns | | Unit | Note |
|--|------------------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Read modify write cycle time | t _{RWC} | 107 | — | 133 | — | ns | |
| RAS to <u>WE</u> delay time | t _{RWD} | 64 | — | 77 | — | ns | 1 |
| CAS to <u>WE</u> delay time | t _{CWD} | 27 | — | 32 | — | ns | 1 |
| Column address to <u>WE</u> delay time | t _{AWD} | 39 | — | 47 | — | ns | 1 |

- Note**
1. If t_{WCS} \geq t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RWD} \geq t_{RWD} (MIN.), t_{CWD} \geq t_{CWD} (MIN.), t_{AWD} \geq t_{AWD} (MIN.) and t_{CPWD} \geq t_{CPWD} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Hyper Page Mode (EDO)

| Parameter | Symbol | t _{RAC} = 50 ns | | t _{RAC} = 60 ns | | Unit | Notes |
|--|--------------------|--------------------------|---------|--------------------------|---------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Read / Write cycle time | t _{HPC} | 20 | — | 25 | — | ns | 1 |
| <u>RAS</u> pulse width | t _{RASP} | 50 | 125,000 | 60 | 125,000 | ns | |
| <u>CAS</u> pulse width | t _{HCAS} | 8 | 10,000 | 10 | 10,000 | ns | |
| <u>CAS</u> precharge time | t _{CP} | 7 | — | 10 | — | ns | |
| Access time from <u>CAS</u> precharge | t _{ACP} | — | 30 | — | 35 | ns | |
| <u>CAS</u> precharge to <u>WE</u> delay time | t _{CPWD} | 41 | — | 52 | — | ns | 2 |
| RAS hold time from <u>CAS</u> precharge | t _{RHCP} | 30 | — | 35 | — | ns | |
| Read modify write cycle time | t _{HPRWC} | 52 | — | 66 | — | ns | |
| Data output hold time | t _{DHC} | 5 | — | 5 | — | ns | |
| <u>OE</u> to <u>CAS</u> hold time | t _{OCH} | 5 | — | 5 | — | ns | 3 |
| <u>OE</u> precharge time | t _{OEP} | 5 | — | 5 | — | ns | |
| Output buffer turn-off delay from <u>WE</u> | t _{WEZ} | 0 | 10 | 0 | 13 | ns | 4, 5 |
| <u>WE</u> pulse width | t _{WPZ} | 7 | — | 10 | — | ns | 5 |
| Output buffer turn-off delay from <u>RAS</u> | t _{OFR} | 0 | 10 | 0 | 13 | ns | 4, 5 |
| Output buffer turn-off delay from <u>CAS</u> | t _{OFC} | 0 | 10 | 0 | 13 | ns | 4, 5 |

Notes 1. t_{HPC} (MIN.) is applied to CAS access.

2. If twcs \geq twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If trwd \geq trwd (MIN.), tcwd \geq tcwd (MIN.), tawd \geq tawd (MIN.) and tcpwd \geq tcpwd (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

3. WE: inactive (in read cycle)

CAS: inactive, OE: active t_{CHO} is effective.

CAS, OE: active t_{OCH} is effective.

4. tofc (MAX.), tofr (MAX.) and twez (MAX.) define the time when the output achieves the conditions of Hi-Z and is not referenced to V_{OH} or V_{OL}.

5. To make I/Os to Hi-Z in read cycle, it is necessary to control RAS, CAS, WE, OE as follows. The effective specification depends on state of each signal.

- (1) Both RAS and CAS are inactive (at the end of the read cycle)

WE: inactive, OE: active

tofc is effective when RAS is inactivated before CAS is inactivated.

tofr is effective when CAS is inactivated before RAS is inactivated.

The slower of tofc and tofr becomes effective.

- (2) Both RAS and CAS are active or either RAS or CAS is active (in read cycle)

WE, OE: inactive toe_Z is effective.

Both RAS and CAS are inactive or RAS is active and CAS is inactive (at the end of read cycle)

WE, OE: active and either trrh or trch must be met twez and twpz are effective.

The faster of toe_Z and twez becomes effective.


The faster of (1) and (2) becomes effective.

Refresh Cycle


| Parameter | Symbol | t _{TRAC} = 50 ns | | t _{TRAC} = 60 ns | | Unit | Note |
|--|-------------------|---------------------------|------|---------------------------|------|---------|------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| CAS setup time | t _{CSR} | 5 | — | 5 | — | ns | |
| CAS hold time (CAS before RAS refresh) | t _{CHR} | 10 | — | 10 | — | ns | |
| RAS precharge CAS hold time | t _{RPC} | 5 | — | 5 | — | ns | |
| RAS pulse width (CAS before RAS self refresh) | t _{RASS} | 100 | — | 100 | — | μ s | 1 |
| RAS precharge time (CAS before RAS self refresh) | t _{RPS} | 90 | — | 110 | — | ns | 1 |
| CAS hold time (CAS before RAS self refresh) | t _{CHS} | —50 | — | —50 | — | ns | 1 |
| WE setup time | t _{WSR} | 10 | — | 10 | — | ns | |
| WE hold time | t _{WHR} | 15 | — | 15 | — | ns | |

Note 1. This specification is applied only to the μ PD42S65805.

Read Cycle




Early Write Cycle




Remark \overline{OE} : Don't care


Late Write Cycle




Read Modify Write Cycle



Hyper Page Mode (EDO) Read Cycle




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Hyper Page Mode (EDO) Read Cycle (\overline{WE} Control)


Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.

Hyper Page Mode (EDO) Read Cycle (OE Control)



Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.


Hyper Page Mode (EDO) Early Write Cycle



Remarks 1. \overline{OE} : Don't care


2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Hyper Page Mode (EDO) Late Write Cycle




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

Hyper Page Mode (EDO) Read Modify Write Cycle




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

Hyper Page Mode (EDO) Read and Write Cycle



Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

★ **CAS Before RAS Self Refresh Cycle (Only for the μ PD42S65805)**



Remark Address, \overline{OE} : Don't care I/O: Hi-Z

Cautions on Use of CAS Before RAS Self Refresh

CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with long RAS only refresh (both distributed and burst), the following cautions must be observed.

(1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh

When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please perform CAS before RAS refresh 4,096 times within a 64 ms interval just before and after setting CAS before RAS self refresh.


(2) Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh

When CAS before RAS self refresh and RAS only refresh are used in combination, please perform RAS only refresh 4,096 times within a 64 ms interval just before and after setting CAS before RAS self refresh.


(3) If tRASS (MIN.) is not satisfied at the beginning of CAS before RAS self refresh cycles ($t_{RAS} < 100 \mu s$), CAS before RAS refresh cycles will be executed one time.

If $10 \mu s < t_{RAS} < 100 \mu s$, RAS precharge time for CAS before RAS self refresh (t_{RPS}) is applied. And refresh cycles (4,096/128 ms) should be met.

For details, please refer to **How to use DRAM User's Manual**.


CAS Before RAS Refresh Cycle

Remark Address, \overline{OE} : Don't care I/O: Hi-Z


RAS Only Refresh Cycle

Remark \overline{WE} , \overline{OE} : Don't care I/O: Hi-Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)



Remark \overline{OE} : Don't care

Package Drawings

32PIN PLASTIC TSOP(II) (400 mil)




NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|------------------------------------|------------------------------------|
| A | 21.17 MAX. | 0.834 MAX. |
| B | 1.075 MAX. | 0.043 MAX. |
| C | 1.27 (T.P.) | 0.050 (T.P.) |
| D | $0.42^{+0.08}_{-0.07}$ | 0.017 ± 0.003 |
| E | 0.1 ± 0.05 | 0.004 ± 0.002 |
| F | 1.2 MAX. | 0.048 MAX. |
| G | 0.97 | 0.038 |
| H | 11.76 ± 0.2 | 0.463 ± 0.008 |
| I | 10.16 ± 0.1 | 0.400 ± 0.004 |
| J | 0.8 ± 0.2 | $0.031^{+0.009}_{-0.008}$ |
| K | $0.145^{+0.025}_{-0.015}$ | 0.006 ± 0.001 |
| L | 0.5 ± 0.1 | $0.020^{+0.004}_{-0.005}$ |
| M | 0.21 | 0.009 |
| N | 0.10 | 0.004 |
| P | $3^{\circ} {}^{+7\circ}_{-3\circ}$ | $3^{\circ} {}^{+7\circ}_{-3\circ}$ |

S32G5-50-7JD2

32 PIN PLASTIC SOJ (400 mil)



P32LE-400A

| ITEM | MILLIMETERS | INCHES |
|------|--|---|
| B | 21.06±0.2 | 0.829±0.008 |
| C | 10.16 | 0.400 |
| D | 11.18±0.2 | 0.440±0.008 |
| E | 1.005±0.1 | 0.040 ^{+0.004} _{-0.005} |
| F | 0.74 | 0.029 |
| G | 3.5±0.2 | 0.138±0.008 |
| H | 2.545±0.2 | 0.100±0.008 |
| I | 0.8 MIN. | 0.031 MIN. |
| J | 2.6 | 0.102 |
| K | 1.27 (T.P.) | 0.050 (T.P.) |
| M | 0.40±0.10 | 0.016 ^{+0.004} _{-0.005} |
| N | 0.12 | 0.005 |
| P | 9.4±0.20 | 0.370±0.008 |
| Q | 0.1 | 0.004 |
| T | R 0.85 | R 0.033 |
| U | 0.20 ^{+0.10} _{-0.05} | 0.008 ^{+0.004} _{-0.002} |

★ **Recommended Soldering Conditions**

Please consult with our sales offices for soldering conditions of the μ PD4264805, 42S65805, 4265805.

Types of Surface Mount Device

μ PD4264805G5-7JD, 42S65805G5-7JD, 4265805G5-7JD: 32-pin plastic TSOP (II) (400 mil)

μ PD4264805LE, 42S65805LE, 4265805LE: 32-pin plastic SOJ (400 mil)