

Description

The μ PD27HC65 is an ultraviolet erasable and electrically programmable read-only memory fabricated with double-polysilicon CMOS technology for high speed and low operating and standby power. The μ PD27HC65 is organized as 8,192 words by 8 bits and has three-state outputs, fully TTL-compatible inputs and outputs, and a program voltage (V_{PP}) of 12.5 volts. The device is packaged in a 24-pin cerdip with quartz window.

Features


- □ 8,192-word x 8-bit organization
- Ultraviolet erasable and electrically programmable
- □ Ultra-high-speed access time
- □ Low power dissipation
 - 100 mA maximum (active)
 - 25 mA maximum (standby)
- □ TTL-compatible I/O for reading and programming
- ☐ Single +5-volt power supply
- Double polysilicon CMOS technology
- 24-pin cerdip packaging

Ordering Information

Part Number	Access Time (max)	Package
μPD27HC65DX-25	25 ns	24-pin cerdip with
DX-35	35 ns	quartz window
DX-45	45 ns	•

Pin Configuration

24-Pin Cerdip



Pin Identification

Symbol	Function
A ₀ - A ₁₂	Address inputs
O ₀ - O ₇	Data outputs
CE/V _{PP}	Chip enable/program voltage
GND	Ground
v _{cc}	+5-volt power supply



Absolute Maximum Ratings

Power supply voltage, V _{CC}	-0.6 to +7.0 V
Input voltage, V _{IN}	-0.6 to +7.0 V
input voltage, A ₉ and A ₁₀	-0.6 to +13.5 V
Output voltage, V _{OUT}	-0.6 to +7.0 V
Storage temperature, T _{STG}	-65 to +125°C
Operating temperature, Topa	0 to 70°C
Program voltage, Vpp	-0.6 to +13.5 V

Exposure to Absolute Maximum Ratings for extended periods may affect device realiability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Capacitance

TA = 25°C: f = 1 MHz: VIN and VOLIT = 0 V

Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	C _{IN}		5	10	рF
Output capacitance	Cout		10	15	pF
CE/V _{PP} input capacitance	C _P		10	20	рF


Truth Table

Cycle	CE/V _{PP}	A ₉	A ₁₀	Vcc	Output
Read	V _{IL}	х	Х	+5.0 V	D _{OUT}
Standby	V _{IH}	Х	X	+5.0 V	High-Z
Byte program	+12.5 V	х	Х	+6.0 V	D _{IN}
Program verify	V _{IL}	Х	X	+6.0 V	D _{OUT}
Blank page set	V _{IH}	XX	V _{IHH}	+5.0 V	High-Z
Blank read (type 1)	V _{IL}	Х	V _{IHH}	+5.0 V	Dout
Blank read (type 2)	V _{IL}	VIHH	V _{IHH}	+5.0 V	D _{OUT}

Notes:

- (1) $V_{IHH} = +12 V \pm 0.5$.
- (2) X can be either VIL or VIH.
- (3) XX can be either VIL, VIH, or VIHH.

Block Diagram





Parameter	Symbol	Min	Тур	Max	Unit
Read Operation or Standby			•		
Supply voltage	V _{CC}	4.75	5.0	5.25	V
Input voltage, high	V _{IH}	2.2		V _{CC} + 0.3	V
Input voltage, low (Note 1)	V _{IL}	-0.3		0.8	V
Operating temperature	T _A	0		70	
Programming Operation					
Supply voltage	V _{CC}	6.25	6.5	6.75	٧
	CE/V _{PP}	12.2	12.5	12.8	V
Input voltage, high	V _{IH}	2.4		V _{CC} + 0.3	V
input voltage, low	V _{IL}	-0.3		0.8	V
Operating temperature	T _A	20	25	30	٧

Notes:

(1) $V_{IL} = -1.5 \text{ V}$ minimum for 10 ns maximum pulse width.

DC Characteristics

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Read Operation or S T _A = 0 to +70°C; V _{CC} =)	·			
Output voltage, high	V _{OH}	2.4			٧	1 _{OH} = -4 mA
Output voltage, low	V _{OL}			0.45	٧	I _{OL} = 6 mA
Output leakage current	lLO	10		10	μΑ	$V_{OUT} = 0 V \text{ to } V_{CC}; \overline{CE}/V_{PP} = V_{IH}$
Input leakage current	l _{L1}	-10		10	μΑ	$V_{IN} = 0 V \text{ to } V_{CC}$
V _{CC} current (active)	ICCA			100	mA	CE/V _{PP} = V _{IL} ; I _{OUT} = 0 mA (minimum cycle time)
V _{CC} current (standby)	lccs1			50	mA	CE/V _{PP} = V _{IH} (min); V _{IN} = V _{IH} or V _{IL}
	lccs2			25	mA	$\overline{\text{CE}}/\text{V}_{PP} \ge \text{V}_{CC} - 0.2 \text{ V}; \text{V}_{IN} \ge \text{V}_{CC} - 0.2 \text{ V} \le 0.2 \text{ V}$
Programming Operat T _A = 25 ±5°C; V _{CC} = +		CE/V _{PP} =	+ 12.5 V	±0.3		
Output voltage, high	Voн	2.4			V	i _{OH} = -4 mA
Output voltage, low	V _{OL}			0.45	٧	i _{OL} = 6 mA
Input leakage current	ILI	-10		10	μΑ	V _{IN} = 0 V to V _{CC}
V _{PP} current	lpp			50	mA	
V _{CC} current	lcc			100	mA	
Blank Read Operation TA = 25 ±5°C; VCC = +						
Input voltage, high	V _{IH}	2.2		V _{CC} + 0.3	V	
	VIHH	11.5	12	12.5	٧	
Input voltage, low	V _{IL}	-0.3		0.8	V	
Output voltage, high	V _{OH}	2.4			V	I _{OH} = -4 mA
Output voltage, low	V _{OL}			0.45	٧	I _{OL} = 6 mA
Input leakage current	ILI	-10		10	μА	V _{IN} = 0 V to V _{CC}
V _{CC} current	lcc			100	mA	

µPD27HC65



AC Characteristics

 $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V } \pm 5\%$

		μPD27HC65-25		μPD27HC65-35		μPD27HC65-45			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
Read Operation			,						
Address to output delay	tacc		25		35		45	ns	CE/V _{PP} = V _{IL}
CE to output delay	tCE		20		30		30	ns	
OE or CE high to output float	t _{DF}		20		30		30	ns	
Address to output hold	tон	0		0		0		ns	CE/V _{PP} = V _{IL}

AC Characteristics (cont) $T_A = 25 \pm 5^{\circ}C; V_{CC} = +6.0 V \pm 0.25; \overline{CE}/V_{PP} = +12.5 V \pm 0.3$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Programming Operation						
Address setup time	t _{AS}	2			μ\$	
Address hold time	t _{AH}	2			μs	
Data setup time	t _{DS}	2			με	
Data hold time	t _{DH}	2			μs	
V _{CC} setup time	tvcs	2			μѕ	
V _{PP} rise time	t _R	1			μs	10% to 90%
V _{PP} fall time	tբ	1			μs	90% to 10%
CE/V _{PP} setup time	tCES	2			μs	
CE/V _{PP} to data delay	†CEP			500	ns	
CE/V _{PP} to output float	t _{DFP}			500	ns	
Verify pulse width	t _{VP}	1			μs	
Program pulse width	tpW	0.095	0.1	0.105	ms	
Overprogram pulse width	topw	0.095		1.05	ms	
Blank Read Operation						
Page address setup time	tPAS	0			μs	
Blank read setup time	t _{BRS}	1			μs	
Page programming pulse width	t _{PPW}	1			μs	
Page address hold time	t _{PAH}	1			μѕ	
Address setup time	^t ASB	0			μs	
Address to output delay	^t ACCB			500	ns	
Address hold time	† _{AHB}	1			μs	

⁽¹⁾ Input pulse levels = 0 to 3 V; input and output timing reference levels = 1.5 V; input rise and fall times ≤ 5 ns. See figures 1 and 2 for output load.



Figure 1. Output Load





Figure 2. Output Load for t_{DF} and t_{DFP}





Read Operation

The μ PD27HC65 may be read when \overline{CE}/V_{PP} is low by addressing a desired location. Data is output on O_1 through O_7 after the specified time for t_{ACC} has elapsed or after \overline{CE}/V_{PP} goes low for a specified time of t_{CE} , whichever occurs later.

Blank Check Cycles

Because of the μ PD27HC65's high speed, normal read cycles cannot detect an erased memory location and individual bits in a byte may be read as either high or low, causing an erased location to appear to contain valid data. The only certain method of reading an erased location is by means of blank check cycles.

Two types of cycles must be executed to assure that addresses have been completely erased. To initiate the first cycle, $\overline{\text{CE/V}}_{PP}$ must be low with A_{10} at V_{IHH} and A_{9} either high or low, allowing all erased data bits to be read as high. Type 2 blank check cycles will read the erased data bits as low when both A_{10} and A_{9} are at V_{IHH} . If both blank check cycles read the expected data, then the device has been erased.

The μ PD27HC65 is divided into four pages of 2 Kbytes each. Because address bits A_9 and A_{10} are used for blank check selection and therefore cannot be used as address bits, the μ PD27HC65 has a scheme to allow addressing of all 8 Kbytes. A page can be selected by toggling \overline{CE}/V_{PP} high and then low during either a type 1 or type 2 blank check cycle to read the page address on A_0 and A_1 . Subsequently, all addresses in the selected page are read from A_0 through A_8 , A_{11} and A_{12} to determine whether or not they have been erased. Once a page is verified, \overline{CE}/V_{PP} may again be toggled high and then low to read the next addressed page on A_0 and A_1 and then the addresses in the selected page. This process continues until all four pages have been checked.

To determine whether the μ PD27HC65 has been successfully erased, both types of blank check cycles must be executed. If both pass, then the device has been erased.

PROGRAMMING

Begin programming by erasing all data; this sets all data bits to an indeterminate level, the condition in which the µPD27HC65 is originally shipped. To enter data, raise V_{CC} to +6.0 V, address the first byte, and apply valid data to the eight output pins. Apply a 0.1-ms program pulse of +12.5 V to $\overline{\text{CE}}/\text{Vpp}$, as shown in the programming portion of the timing waveforms. Set $\overline{\text{CE}}/\text{Vpp}$ low (V_{1L}) to verify the eight bits prior to making a program/or program decision. If the byte is programmed within 10 tries, apply an additional overprogram pulse of "x" ms (where "x" equals the number of tries multiplied by 0.1) and input the next address. If the μ PD27HC65 is not programmed in 10 tries, reject it as a program failure.

Because the μ PD27HC65 cannot distinguish an erased bit as either high or low during a normal read cycle, it is recommended that all locations be programmed to prevent reading of incorrect data by EPROM programmers or the system CPU.

Program Inhibit

Use the programming inhibit option to program multiple devices connected in parallel. All like inputs (except $\overline{\text{CE}}/\text{Vpp}$) may be common. Applying a +12.5 V program pulse to the $\overline{\text{CE}}/\text{Vpp}$ pin of an individual device will cause it to be programmed. Applying a high level (V_{IH}) to the $\overline{\text{CE}}/\text{Vpp}$ input of all the other devices prevents them from being programmed.

Program Verify

Address bits may be verified to determine whether or not data was correctly programmed. $\overline{\text{CE}}/\text{V}_{PP}$ of the device to be verified should be at V_{IL} and V_{CC} at +6.0 V.

Program Erasure

Erase data on the μ PD27HC65 by exposing it to light with a wavelength shorter than 400 nm. Because exposure to direct sunlight or room-level fluorescent light could also erase the data, mask the window to prevent unintentional erasure by ultraviolet rays. Opaque labels are supplied with every device.


Data is typically erased by ultraviolet rays with a wavelength of 254 nm. A minimum integrated dose of 15 W-sec/cm² (ultraviolet lighting intensity multiplied by exposure time) is required to completely erase written data.

An ultraviolet lamp rated at 12,000 μ W/cm² will complete erasure in approximately 20 minutes. Place the μ PD27HC65 within 2.5 cm of the lamp tubes and remove any filter on the lamp.



Timing Waveforms

Read Cycle





Timing Waveforms (cont)

Programming Cycle







Figure 3. Programming Flowchart





Timing Waveforms (cont)

Blank Read Cycle






Figure 4. Blank Read Flowchart

