### Contents

Part 1 Product Overview	
1. Description	2
2. Pin Configuration	3
3. Notes	4
4. Truth Table	5
5. Block Diagram	5
6. Absolute Maximum Ratings	6
7. Recommended DC Operating Conditions	6
8. Pin Capacitance	6
9. DC Electrical Characteristics	7
Part 2 Flash Memory Specifications	
1. Introduction	9
2. Principles of Operation	12
3. Bus Operation	13
4. Command Definitions	14
5. Design Considerations	28
6. Electrical Specifications	30
Part 3 SRAM Specifications	
1. Description	43
2. Truth Table	44
3. Block Diagram	44
4. Absolute Maximum Ratings	45
5. Recommended DC Operating Conditions	45
6. DC Electrical Characteristics	45
7. AC Electrical Characteristics	46
8. Data Retention Characteristics	47
9. Timing Chart	49

### Part 1 Overview


### 1.Description

The LRS1310A is a combination memory organized as 2,097,152×8 bit flash memory and 262,144×8 bit static RAM in one package.

It is fabricated using silicon-gate CMOS process technology.

### Features

y acce	ess time		•			•				ns Max.	
s time	;		•	٠.		•		1	35	ns Max.	
rrent											
y Reze	<b>rd</b>		•		,	•			12	mA Max.	(t <sub>CYCLE</sub> =200 <sub>IIS</sub> )
Wor	ord write				,	•				mA Max.	
Blo	ck erase				•	•					(F-Vcc≥3.0V)
Ope	erating		•		•	•		:	25	mA Max.	(t <sub>CYCLE</sub> =200ns)
ent											
ry			•		•	٠			20	µА Мах.	(F-ĈĒ≥F-V <sub>cc</sub> -0.2V,
											F-RP≤0.2V, F-V <sub>PP</sub> ≤0.2V)
						•			45	μΑ Max.	(S-CE1,S-CE2≥S-V <sub>cc</sub> -0.2V
											or S-CE2≤0.2V)
curren	nt is the si	ummatio	n of	Flas	sh	me	mory's	standby	, cı	urrent and S	RAM's one.)
y			•	•	•	•			2.7	V to 3.6V	(Read, SRAM write)
			•	•		•			3.0	V to 3.6V	(Flash erase, write)
and w	vord write	e operatio	ous w	rith	V	~<	3.0V a	re not su	ψр	orted.)	
retenti	ion voltag	gc							2.0	V (Min.)	
mperat	ture				•				-25	°C to +85°C	;
perati	ion										
utput											
or rate	ed as radi	iation har	dene	d							
P (L	CSP056	-P-0810	plasi	ic p	8	cka	ge .				
-		•	•	-				P-type b	wik	silicon.	
-	.CSP056 P-type b	•	•	-				P-type b	wlk	c si	ilicon.



PIN	DESCRIPTION
A <sub>0</sub> to A <sub>17</sub>	Common Address Input Pins
F-A <sub>18</sub> to F-A <sub>20</sub>	Address Input Pins for Flash Memory
F-CB	Chip Enable Input Pin for Flash Memory
S-CE1, S-CE2	Chip Enable Input Pin for SRAM
F-WE	Write Enable Input Pin for Flash Memory
S-WE	Write Enable Input Pin for SRAM
F-OE	Output Enable Input Pin for Flash Memory
S-OE	Output Enable Input Pin for SRAM
I/O <sub>0</sub> to I/O <sub>7</sub>	Common Data Input/Output Pins
F-RP	Reset/Deep Power Down Input Pin for Flash Memory
RY/BY	Ready/Busy Output Pin for Flash Memory
F-V <sub>cc</sub>	Power Supply Pin for Flash Memory
F-V <sub>PP</sub>	Power Supply Pin for Flash Memory Write/Erase
S-V <sub>cc</sub>	Power Supply Pin for SRAM
GND	Common GND
NC	Non Connect

#### 3. Notes

This product is a stacked CSP package that a 2,097,152×8 bit Flash Memory and a 262,144×8 bit SRAM are assembled into.

#### SUPPLY POWER

Maximum difference (between F-V $_{cc}$  and S-V $_{cc}$ ) of the voltage is less than -0.3V.

### POWER SUPPLY AND CHIP ENABLE OF FLASH MEMORY AND SRAM

S-CEI should not be "LOW" and S-CE2 should not be "HIGH" when F-CE is "LOW" simultaneously. If the two memories are active together, possibly they may not operate normally by interference noises or data collision on I/O bus.

Both  $F-V_{CC}$  and  $S-V_{CC}$  are needed to be applied by the recommended supply voltage at the same time except SRAM data retention mode.

### SRAM DATA RETENTION

SRAM data retention is capable in three ways as below. SRAM power switching between a system battery and a backup battery needs careful device decoupling from Flash Memory to prevent SRAM supply voltage from falling lower than 2.0V by a Flash Memory peak current caused by transition of Flash Memory supply voltage or of control signals (P-CE, F-OE and RP).

### CASE 1: FLASH MEMORY IS IN STANDBY MODE. (F-Va=2.7V to 3.6V)

- SRAM inputs and input/outputs except S-CEI, S-CE2 are needed to be applied with voltages in the range of -0.3V to S-V<sub>cc</sub>+0.3V or to be open(High-Z).
- Flash Memory inputs and input/outputs except F-CE and RP are needed to be applied with voltages in the range of -0.3V to S-V<sub>CC</sub>+0.3V or to be open(High-Z).

### CASE 2: FLASH MEMORY IS IN DEEP POWER DOWN MODE. (F-V<sub>cc</sub>=2.7V to 3.6V)

- SRAM inputs and input/outputs except S-CE1, S-CE2 are needed to be applied with voltages in the range of -0.3V to S-V<sub>CC</sub>+0.3V or to be open.
- Flash Memory inputs and input/outputs except RP are needed to be applied with voltages in the range of -0.3V to S-V<sub>CC</sub>+0.3V or to be open(High-Z). RP is needed to be at the same level as P-V<sub>CC</sub> or to be open.

### CASE 3: PLASH MEMORY POWER SUPPLY IS TURNED OFF. (F- $V_{\infty}$ =0V)

- · Fix RP LOW level before turning off Flash memory power supply.
- SRAM inputs and input/outputs except S-CEI, S-CE2 are needed to be applied with voltages in the range of -0.3V to S-V<sub>cc</sub>+0.3V or to be open(High-Z).
- · Flash Memory inputs and input/outputs except RP are needed to be at GND or to be open(High-Z).

### POWER UP SEQUENCE

When turning on Flash memory power supply, keep RP LOW, After F-V<sub>CC</sub> reaches over 2.7V, keep RP LOW for more than 100nsec.

### DEVICE DECOUPLING

The power supply is needed to be designed carefully because one of the SRAM and the Flash Memory is in standby mode when the other is active. A careful decoupling of power supplies is necessary between SRAM and Flash Memory. Note peak current caused by transition of control signals (F-CE, S-CE1, S-CE2).


### 4.Truth table(\*1,3)

F-CE	F-OE	F.WE	F-RP	S-CE1	S-CE2	S-OE	S-WE	address	Mode	1/O a to 1/O 7	F-1/01 to F-1/015	Current	Note
L	L	Н	н	Н	L	х	х	х	Flash read	Output	Output	Lcc	*2,4,8.9
L	Н	Н	н	Н	L	х	Х	х	Flash read	High-Z	High-Z	$I_{\infty}$	*4
L	Н	L	H	H	L	х	X	Х	Plash read	Input	Input	Loc	*4.6.7.8.9
H	x	х	Х	L	Н	L	Н	x	SRAM read	Output	High-Z	Lcc	
H	X	Х	X	L	Н	Н	H	X	SRAM read	High-Z	High-Z	$I_{\infty}$	
H	X	X	X	L	H	X	L	Х	SRAM read	Input	High-Z	I <sub>cc</sub>	
Ħ	X	X	H	H	L	Х	X	Х	Standby	High-Z	High-Z	I <sub>oc</sub>	*4,9
X	Х	X	L	Н	L	Х	х	X	Desp power down	High-Z	High-Z	Ιœ	<b>*</b> 5,9

### Notes:

- \*1. S-CE1 should not be "LOW" and S-CE2 should not be "HIGH" when F-CE is "LOW" simultaneously.
- \*2. Refer to DC Characteristics. When F-V<sub>PP</sub>≤V<sub>PPLX</sub>, memory contents can be read, but not altered.
- \*3. X can be V<sub>R.</sub> or V<sub>PH</sub> for control pins and addresses, and V<sub>PPLK</sub> or V<sub>PPH</sub> for F-V<sub>PP</sub>. See DC Characteristics for V<sub>PPLK</sub> and V<sub>PPH</sub> voltages.
- \*4. RY/BY is V<sub>OL</sub> when the WSM is executing internal block erase, byte write, or lock-bit configuration algorithms. It is V<sub>ON</sub> during when the WSM is not busy, in block erase suspend mode (with byte write inactive), byte write suspend mode, or deep power-down mode.
- \*5. F-RP at GND ±0.2V ensures the lowest deep power-down current.
- \*6. Command writes involving block erase, write, or lock-bit configuration are reliably executed when F-V<sub>FF</sub>=V<sub>PPH</sub> and F-V<sub>CC</sub>=V<sub>CC</sub>. Block erase, byte write, or lock-bit configuration with F-V<sub>CC</sub><3.0V or V<sub>IN</sub><F-RP<V<sub>RM</sub> produce spurious results and should not be attempted.
- #7. Refer to Part 2 Section 3 Table 4 for valid DIN during a write operation.
- \*8. Do not use in a timing that both F-OE and F-WE is "LOW" level.
- \*9. With S-CE1 at a "Low" level or S-CE2 at a "High" level, SRAM becomes standby mode. S-CE2 should be "HIGH" or "LOW" when S-CE1 is "HIGH".

### 5. Block Diagram



### 6. Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
Supply voltage(*10,11)	V <sub>cc</sub>	-0.2 to 4.6	V
Input voltage(*10,12)	V <sub>IN</sub>	-0.3 (*13) to V <sub>cc</sub> +0.3	v
Operating temperature	Topr	-25 to +85	C
Storage temperature	Tag	-65 to +125	C
V <sub>pp</sub> voltage(*10)	V <sub>pp</sub>	-0.2 to +12.6 (*14)	V
Input voltage(*10)	RP	-0.5 (*13) to +12.6 (*14)	V

Notes) \*10. The maximum applicable voltage on any pin with respect to GND.

- \*11. Except Vpp.
- \*12. Except RP.
- #13. -2.0V undershoot is allowed when the pulse width is less than 20nsec.
- # 14. +14.0V overshoot is allowed when the pulse width is less than 20nsec.

### 7.Recommended DC Operating Conditions

 $(T_a = -25\% \text{ to } +85\%)$ 

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply voltage	v <sub>c</sub>	2.7	3.0	3.6	٧
Input voltage	Val	2.0		V <sub>cc</sub> +0.3(*17)	
	V <sub>E</sub> .	-0.3 (*15)		0.8	V
	V <sub>HH</sub> (*16)	11.4		12.6	

Notes) \*15. -2.0V undershoot is allowed when the pulse width is less than 20nsec.

- \* 16. This voltage is applicable to F-RP Pin only.
- \* 17.  $V_{cc}$  is the lower one of S- $V_{cc}$  and F- $V_{cc}$ .

### 8.Pin Capacitance

 $(T_*=25^{\circ}C, f=1MHz)$ 

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	
Input capacitance	C <sub>IN</sub>	V <sub>04</sub> =0V			18	pF	*18
I/O capacitance	C <sub>IO</sub>	V <sub>IO</sub> =0V			22	рF	*18

Note) \* 18. Sampled but not 100% tested

### 9.DC Electrical Characteristics

 $(T_a = -25\% \text{ to } +85\% \text{ , } V_{CC} = 2.7\text{V to } 3.6\text{V} )$ Unit Min. Тур. Max. Conditions Parameter Note Input leakage  $V_{ex}=0V$  to  $V_{ex}$ μА 1.5 -1.5 current(L) F-CE,S-CE1=VIH or F-CE=VIH S-CE2=VIL or Output leakage μА -1.5 1.5 F-OE, S-OE=VIH of current  $F-\overline{WE}$ ,  $S-\overline{WE}=V_{UV}$ ,  $V_{VO}=0V$  to  $V_{CC}$ (Tw) Read current, F-V F-Voc t<sub>CYCLE</sub>=200ns mΑ F-CE≤0.2V, 12 \*20 I<sub>vo</sub>=0mA  $VIN \ge V_{CC}-0.2V \text{ or } V_{IN} \le 0.2V$ FLASH Operating Summation of Voc Byte Write or set lock-bit supply -21 57 mΑ current, and Ver Byte Write or set lock-bit \*22 current current. F-V<sub>CC</sub>≥3.0V  $(I_{CC})$ Summation of V<sub>CC</sub> Block Erase or Clear Block \*21 mA lock-bits current, and Vpp Block Erase or Clear \*23 Block lock-bits current. F-V<sub>cc</sub>≥3.0V S-CE1≤0.2V .S-CE2≥Vcc-0.2V S R t<sub>crcus</sub>=200ns 25 mΑ \*24  $V_N \ge V_{CC} - 0.2 V \text{ or } V_N \le 0.2 V$ I<sub>so</sub>≠0mA A M F-CE=V<sub>pt</sub>, \*25 F 2.2 mΑ \*26 RP=VIH ĀSH F-CE≥V<sub>CC</sub>-0.2V, \*25 μA 20 Standby  $F-V_{PP} \leq 0.2V, \overline{RP} \leq 0.2V$ \*27 current S-CE1,S-CE2=VIN or S-CE2=VIL \*28 3.0 mA (L<sub>58</sub>) S R  $S-\overline{CE1}$ ,  $S-CE2 \ge V_{cc}-0.2V$  or  $S-CE2 \le 0.2V$ AM 0.6 μА •29 (\*19)0.4 Output voltage  $I_{cl.}=2.0mA$ \*30 ٧ I<sub>OH</sub>=-1.0mA 2.4  $(V_{OL}, V_{OH})$ \*30

Note + 19. T = 25 C, V = 3.0V Reference value at.

- \*20. This value is read current (I<sub>CCR</sub>+I<sub>PPR</sub>) of the flash memory.
- \*21. Sampled but not 100% tested.
- \*22. This value is operation current (I<sub>CCW</sub>+I<sub>PFW</sub>) of flash memory.
- au 23. This value is operation current ( $I_{\text{CCE}} + I_{\text{PPE}}$ ) of flash memory.
- \*24. This value is operation current (I<sub>CC2</sub>) of SRAM.
- \*25. RY/BY Pin must be opened.
- \*26. This value is stand-by current  $(I_{CCS}+I_{PPS})$  of flash memory.
- \*27. This value is deep power down cuurent (I<sub>CCD</sub>+I<sub>PPD</sub>) of flash memory.
- \*28. This value is stand-by current (I<sub>SBI</sub>) of SRAM.
- \*29. This value is stand-by current (I<sub>SB</sub>) of SRAM.
- \*30. Including RY/BY Pin.

PAGE



### **CONTENTS**

PAGE	
1.0 INTRODUCTION9	4.10
1.1 New Features9	-
1.2 Product Overview9	5.0 D
	5.1
2.0 PRINCIPLES OF OPERATION12	5.2
2.1 Data Protection	(
	<b>5.3</b> ]
3.0 BUS OPERATION13	5.4
3:1 Read13	5.5
3.2 Output Disable13	5.6
3.3 Standby13	5.7
3.4 Deep Power-Down13	
3.5 Read Identifier Codes Operation14	6.0 E
3.6 Write14	61
•	6.2
4.0 COMMAND DEFINITIONS14	6.
4.1 Read Array Command17	6.
4.2 Read Identifier Codes Command	6.
4.3 Read Status Register Command17	6.
4.4 Clear Status Register Command	6.
4.5 Block Erase Command17	6.
4.6 Byte Write Command	6.
4.7 Block Erase Suspend Command	
4.8 Byte Write Suspend Command	
4.7 Set Block and Master Lock-Bit Commands19	

4.10 Clear Block Lock-Bits Command	. 20
5.0 DESIGN CONSIDERATIONS	
5.1 Three-Line Output Control	. 28
5.2 RY/BY and Block Erase, Byte Write and Lock-B	it
Configuration Polling	
5.3 Power Supply Decoupling	
5.4 Vpp Trace on Printed Circuit Boards	
5.5 V <sub>CC</sub> , V <sub>PP</sub> , RP Transitions	
5.6 Power-Up/Down Protection	~~
5.7 Power Dissipation	29
6.0 ELECTRICAL SPECIFICATIONS	30
6 I Absolute Maximum Ratings	30
6.2 Operating Conditions	30
6.2.1 AC Input/Output Test Conditions	31
6.2.2 DC Characteristics	32
6.2.3 AC Characteristics - Read-Only Operations.	
6.2.4 AC Characteristics - Write Operations	
6.2.5 Alternative CE-Controlled Writes	
6.2.6 Reset Operations	
6.2.7 Block Erase, Byte Write and Lock-Bit	
Configuration Performance	41



### 1 INTRODUCTION

This datasheet contains LR\$1310A specifications. Section 1 provides a flash memory overview. Sections 2, 3, 4, and 5 describe the memory organization and functionality. Section 6 covers electrical specifications. LR\$1310A Flash memory documentation also includes application notes and design tools which are referenced in Section 7.

### 1.1 New Features

The LRS1310A SmartVoltage Flash memory maintains backwards-compatibility with SHARP's 28F008SA. Key enhancements over the 28F008SA include:

emartVoltage Technology

Enhanced Suspend Capabilities

In-System Block Locking

Both devices share a compatible status register, and software command set. These similarities enable a clean upgrade from the 28F008SA to LRS1310A. When upgrading, it is important to note the following differences:

Because of new feature support, the two devices have different device codes. This allows for software optimization.

V<sub>PPLK</sub> has been lowered to 1.5V to support 3.3V block erase, byte write, and lock-bit configuration operations. Designs that switch V<sub>PP</sub> off during read operations should make sure that the V<sub>PP</sub> voltage transitions to GND.

To take advantage of SmartVoltage technology, allow  $V_{pp}$  connection to 3.3V.

#### 1.2 Product Overview

The LRS1310A is a high-performance 16-Mbit SmartVoltage Flash memory organized as 2 Mbyte of 8 bits. The 2 Mbyte of data is arranged in thirty-two

64-Kbyte blocks which are individually erasable, lockable, and unlockable in-system. The memory map is shown in Figure 2.

SmartVoltage technology provides a choice of  $V_{CC}$  and  $V_{pp}$  combinations, as shown in Table 1, to meet system performance and power expectations. In addition to flexible erase and program voltages, the dedicated  $V_{pp}$  pin gives complete data protection when  $V_{pp} \leq V_{ppLK}$ .

Table 1. V<sub>CC</sub> and V<sub>PP</sub> Voltage Combinations Offered by SmartVoltage Technology

DA STITUTA ANTI	ise recitions.
V <sub>CC</sub> Voltage	V <sub>PP</sub> Voltage
2.7V-3.6V <sup>(1)</sup>	3.0V-3.6V

NOTE:

 Block erase, byte write and lock-bit configuration operations with V<sub>CC</sub><3.0V are not supported.</li>

Internal  $V_{CC}$  and  $V_{PP}$  detection Circuitry automatically configures the device for optimized read and write operations.

A Command User Interface (CUI) serves interface between the system processor and internal operation of the device. A valid command sequence written to the CUI initiates device automation. An internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for block erase, byte write, and lock-bit configuration operations.

A block erase operation erases one of the device's 64-Kbyte blocks typically within 0.8 seconds independent of other blocks. Each block can be independently erased 100,000 times (3.2 million block erases per device). Block erase suspend mode allows system software to suspend block erase to read or write data from any other block.

Writing memory data is performed in byte increments typically within 19 µs. Byte write suspend mode enables the system to read data or execute code from any other flash memory array location.

Individual block locking uses a combination of bits, thirty-two block lock-bits and a master lock-bit, to lock and unlock blocks. Block lock-bits gate block erase and byte write operations, while the master lock-bit gates block lock-bit modification. Lock-bit configuration operations (Set Block Lock-Bit, Set Master Lock-Bit, and Clear Block Lock-Bits commands) set and cleared lock-bits.

The status register indicates when the WSM's block erase, byte write, or lock-bit configuration operation is finished.

The RY/BY output gives an additional indicator of WSM activity by providing both a hardware signal of status (versus software polling) and status masking (interrupt masking for background block erase, for example). Status polling using RY/BY minimizes both CPU overhead and system power consumption. When low, RY/BY indicates that the WSM is performing a block erase, byte write, or lock-bit configuration. RY/BY-high indicates that the WSM is ready for a new

inactive), byte write is suspended, or the device is in deep power-down mode.

The access time is 150 ns ( $t_{\rm AVAV}$ ) over the continuous temperature range (-25°C to +85°C) and  $V_{\rm CC}$  supply voltage range of 2.7V-3.6V.

The Automatic Power Savings (APS) feature substantially reduces active current when the device is in static mode (addresses not switching).

When CE and RP pins are at V<sub>CC</sub>, the I<sub>CC</sub> CMOS standby mode is enabled. When the RP pin is at GND, deep power-down mode is enabled which minimizes power consumption and provides write protection during reset. A reset time (t<sub>PHQV</sub>) is required from RP switching high until outputs are valid. Likewise, the device has a wake time (t<sub>PHEL</sub>) from RP-high until writes to the CUI are recognized. With RP at GND, the WSM is reset and the status register is cleared.




Figure 1. Block Diagram

Sym	Type	Table 2. Pin Descriptions  Name and Function
A <sub>0</sub> -A <sub>20</sub>	INPUT	ADDRESS INPUTS: Inputs for addresses during read and write operations. Addresses
1/0 <sub>0</sub> -1/0 <sub>7</sub>	OUTPUT	DATA INPUT/OUTPUTS: Inputs data and commands during CUI write cycles; outputs data during memory array, status register, and identifier code read cycles. Data pins float to high-impedance when the chip is deselected or outputs are disabled. Data is internally latched during a write cycle.
CE	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders, and sense amplifiers. CE-high deselects the device and reduces power consumption to standby
KP	INPUT	RESET/DEEP POWER-DOWN: Puts the device in deep power-down mode and resets internal automation. RP-high enables normal operation. When driven low, RP inhibits write operations which provides data protection during power transitions. Exit from deep power-down sets the device to read array mode. RP at VHH enables setting of the master lock-bit and enables configuration of block lock-bits when the master lock-bit is set. RP=VHH overrides block lock-bits thereby enabling block erase and byte write operations to locked memory blocks. Block erase, byte write, or lock-bit configuration with VIH <rp<vhh and="" attempted.<="" be="" not="" produce="" results="" should="" spurious="" td=""></rp<vhh>
ŌĒ	INPUT	OUTPUT RNABLE: Gates the device's outputs during a read cycle.
WE	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of the $\overline{WE}$ pulse.
RY/BY	OUTPUT	READY/BUSY Indicates the status of the internal WSM. When low, the WSM is performing an internal operation (block erase, byte write, or lock-bit configuration). RY/BY-high indicates that the WSM is ready for new commands, block erase is suspended, and byte write is inactive, byte write is suspended, or the device is in deep power-down mode. RY/BY is always active and does not float when the chip is deselected or data outputs are disabled.
Vpp	SUPPLY	BLOCK ERASE, BYTE WRITE, LOCK-BIT CONFIGURATION POWER SUPPLY: For erasing array blocks, writing bytes, or configuring lock-bits. With Vpp≤VppLK, memory contents cannot be altered. Block erase, byte write, and lock-bit configuration with an invalid Vpp (see DC Characteristics) produce spurious results and should not be attempted.
V <sub>CC</sub>	SUPPLY	DEVICE POWER SUPPLY: Do not float any power pins. With VCCSVLKO, all write attempts to the flash memory are inhibited. Device operations at invalid VCC voltage (see DC Characteristics) produce spurious results and should not be attempted. Block erase, byte write and lock-bit configuration operations with VCC<3.0V are not supported.
GND	SUPPLY	GROUND: Do not float any ground pins.
NC	<del></del>	NO CONNECT: Lead is not internal connected; it may be driven or floated.

Note: VCC, VPP, CE, RP, WE and OE mean F-VCC, F-VPP, F-CE, F-RP, F-WE and F-OE.

### 2 PRINCIPLES OF OPERATION

The LRS1310A SmartVoltage Flash memory includes an on-chip WSM to manage block erase, byte write, and lock-bit configuration functions. It allows for: 100% TTL-level control inputs, fixed power supplies during block erasure, byte write, and lock-bit configuration, and minimal processor overhead with RAM-Like interface timings.

After initial device power-up or return from deep power-down mode (see Bus Operations), the device defaults to read array mode. Manipulation of external memory control pins allow array read, standby, and output disable operations.

Status register and identifier codes can be accessed through the CUI independent of the  $V_{\rm PP}$  voltage. High voltage on  $V_{\rm PP}$  enables successful block erasure, byte writing, and lock-bit configuration. All functions associated with altering memory contents-block erase, byte write, Lock-bit configuration, status, and identifier codes—are accessed via the CUI and verified through the status register.

Commands are written using standard microprocessor write timings. The CUI contents serve as input to the WSM, which controls the block erase, byte write, and lock-bit configuration. The internal algorithms are regulated by the WSM, including pulse repetition, internal verification, and margining of data. Addresses and data are internally latch during write cycles. Writing the appropriate command outputs array data, accesses the identifier codes, or outputs status register data.

Interface software that initiates and polls progress of block erase, byte write, and lock-bit configuration can be stored in any block. This code is copied to and executed from system RAM during flash memory updates. After successful completion, reads are again possible via the Read Array command. Block erase suspend allows system software to suspend a block erase to read or write data from any other block. Byte write suspend allows system software to suspend a byte write to read data from any other flash memory array location.

Figure 2. Memory Map

150000	64-Kbyte Block	31
1BFFFF	64-Kbyte Block	30
1 20000 1 DFFFF	64-Kbyte Block	29
1CEFFF	64-Kbyte Block	28
120000 18FFF 180000	64-Kbyte Block	27
1AFFFF	64-Kbyte Block	26
1A0000 19FFF7 190000	64-Kbyte Block	25
187777	64-Kbyte Block	24
177777	64-Kbyte Block	23
16FPFF	64-Kbyte Block	22
160000 13FPFF	64-Kbyte Block	21
150000 14PFFF 1-10000	64-Kbyte Block	20
13FFFF 139000	64-Kbyte Block	19
125777	64-Kbyte Block	18
120000 11FFFF 110000	64-Kbyte Block	17
10FFFF 100000	64-Kbyte Block	16
0F0000	64-Kbyte Block	15
OEFFFF	64-Kbyte Block	14
OECCOCO ODFFFF OCCCCC	64-Kbyte Block	13
OCFFFF	64-Kbyte Block	12
0C0000 087FFF 0B0000	64-Kbyte Block	11
0AFFFF 6A0000	64-Kbyte Block	10
09FFFF 090000	64-Kbyte Block	9
08FFFF 980000	64-Kbyte Block	8
877FFF 070000	64-Kbyte Block	7
06PFPF 060000	64-Kbyte Block	6
05FFFFF 050000	64-Kbyte Block	5
04FFFF 040000	64-Kbyte Block	4
03FYFF 030000	64-Kbyte Block	3
02 FFFF 810000	64-Kbyte Block	2
91FFFF 910000	64-Kbyte Block	1
OUPPER	64-Kbyte Block	0
000000		

### 2.1 Data Protection

Depending on the application, the system designer may choose to make the V<sub>PP</sub> power supply switchable (available only when memory block erases, byte writes, or lock-bit configurations are required) or hardwired to V<sub>PPH</sub>. The device accommodates either design practice and encourages optimization of the processor-memory interface.

When  $V_{PP} \leq V_{PPLK}$ , memory contents cannot be altered. Ine CUI, with two-step block erase, byte write, or lock-bit configuration command sequences, provides protection from unwanted operations even when high voltage is applied to  $V_{PP}$ . All write functions are disabled when  $V_{CC}$  is below the write lockout voltage  $V_{LKO}$  or when RP is at  $V_{IL}$ . The device's block locking capability provides additional protection from inadvertent code or data alteration by gating erase and byte write operations.

### 3 BUS OPERATION

The local CPU reads and writes flash memory in-system. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles.

### 3.1 Read

Information can be read from any block, identifier codes, or status register independent of the  $V_{PP}$  voltage.  $\overline{RP}$  can be at either  $V_{IH}$  or  $V_{HH}$ .

The first task is to write the appropriate read mode command (Read Array, Read Identifier Codes, or Read Status Register) to the CUI. Upon initial device power-up or after exit from deep power-down mode, the device automatically resets to read array mode. Four control pins dictate the data flow in and out of the component: CE, OE, WE, and RP. CE and OE must be driven active to obtain data at the outputs. CE is the device selection control, and when active enables the selected memory device. OE is the data output (I/O<sub>0</sub>-I/O<sub>7</sub>) control and when active drives the selected memory data onto the I/O bus. WE must be at V<sub>IH</sub> and RP must be at V<sub>IH</sub> or V<sub>HH</sub>. Figure 12 illustrates a read cycle.

### 3.2 Output Disable

With  $\overline{OE}$  at a logic-high level ( $V_{IH}$ ), the device outputs are disabled. Output pins  $I/O_0$ - $I/O_7$  are placed in a high-impedance state.

### 3.3 Standby

CE at a logic-high level (V<sub>IH</sub>) places the device in standby mode which substantially reduces device power consumption. I/O<sub>0</sub>-I/O<sub>7</sub> outputs are placed in a high-impedance state independent of OE. If deselected during block erase, byte write, or lock-bit configuration, the device continues functioning, and consuming active power until the operation completes.

### 3.4 Deep Power-Down

RP at VIL initiates the deep power-down mode.

In read modes, RP-low desclects the memory, places output drivers in a high-impedance state and turns off all internal circuits. RP must be held low for a minimum of 100 ns. Time tpHQV is required after return from power-down until initial memory access outputs are valid. After this wake-up interval normal operation is restored. The CUI is reset to read array mode and status register is set to 80H.

During block erase, byte write, or lock-bit configuration modes, RP-low will abort the operation. RY/BY remains low until the reset operation is complete. Memory contents being altered are no longer valid; the data may be partially erased or written. Time the transfer of the property of the logic logic logic written. Will before another command can be written.

As with any automated device, it is important to assert RP during system reset. When the system comes out of reset, it expects to read from the flash memory. Automated flash memories provide status information when accessed during block erase, byte was lock-bit configuration modes. If a CPU reset occurs with no flash memory reset, proper CPU initialization may not occur because the flash memory may be providing status information instead of array data. SHARP's flash memories allow proper CPU initialization following a system reset through the use of the RP input. In this application, RP is controlled by the same RESET signal that resets the system CPU.

### 3.5 Read Identifier Codes Operation

The read identifier codes operation outputs the manufacturer code, device code, block lock configuration codes for each block, and the master lock configuration code (see Figure 3). Using the manufacturer and device codes, the system CPU can automatically match the device with its proper algorithms. The block lock and master lock configuration codes identify locked and unlocked blocks and master lock-bit setting.




Figure 3. Device Identifier Code Memory Map

#### 3.6 Write

Writing commands to the CUI enable reading of device data and identifier codes. They also control inspection and clearing of the status register. When  $V_{CC}=V_{CC2}$  and  $V_{PP}=V_{PPH}$ , the CUI additionally controls block erasure, byte write, and lock-bit configuration.

The Block Erase command requires appropriate command data and an address within the block to be erased. The Byte Write command requires the command and address of the location to be written. Set Master and Block Lock-Bit commands require the command and address within the device (Master Lock) or block within the device (Block Lock) to be locked. The Clear Block Lock-Bits command requires the command and address within the device.

The CUI does not occupy an addressable memory location. It is written when WE and CE are active. The address and data needed to execute a command are latched on the rising edge of WE or CE (whichever goes high first). Standard microprocessor waste timings are used. Figures 13 and 14 illustrate WE and CE-controlled write operations.

### 4 COMMAND DEFINITIONS

When the V<sub>PP</sub> voltage ≤ V<sub>PPLK</sub>, Read operations from the status register, identifier codes, or blocks are enabled. Placing V<sub>PPH</sub> on V<sub>PP</sub> enables successful block erase, byte write and lock-bit configuration operations.

Device operations are selected by writing specific commands into the CUI. Table 4 defines these commands.

### LRS1310A

**SHARP** 

Mode	Notes	RP	ČE	ŌĒ	WE	Address	Vpp	I/O <sub>0.7</sub>	RY/BY
Read	1,2,3,8	V <sub>IH</sub> or V <sub>HH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	х	<b>x</b>	Dout	· ·
Output Disable	3	V <sub>IH</sub> or V <sub>HH</sub>	V <sub>IL</sub>	VIH	V <sub>iH</sub>	Х	X	High Z	X
Standby	3	V <sub>IH</sub> or	V <sub>IH</sub>	X	X	X	Χ.	High Z	Х
<u> </u>	4	V <sub>HH</sub>	X	X	X	X	X	High Z	VOH
Deep Power-Down Read Identifier Codes	-	V <sub>II</sub> . V <sub>IH</sub> or V <sub>HH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Figure 3	X	Note 5	V <sub>OH</sub>
Write	3,6,7,8	V <sub>IH</sub> or V <sub>HH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	VIL	Х	X	D <sub>IN</sub>	X

### NOTES:

1. Refer to DC Characteristics. When Vpp VppLK, memory contents can be read, but not altered.

2. X can be VIL or VIH for control pins and addresses, and VPPLK or VPPH for VPP. See DC Characteristics for VPPLK

and V<sub>PPH</sub> voltages. 3. RY/BY is VOL when the WSM is executing internal block erase, byte write, or lock-bit configuration algorithms. It is VOH during when the WSM is not busy, in block erase suspend mode (with byte write inactive), byte write suspend mode, or deep power-down mode.

4. RP at GND±0.2V ensures the lowest deep power-down current.

5. See Section 4.2 for read identifier code data.

6. Command writes involving block erase, write, or lock-bit configuration are reliably executed when V<sub>PP</sub>=V<sub>PPH</sub> and V<sub>CC</sub>= V<sub>CC2</sub>. Block erase, byte write, or lock-bit configuration with V<sub>CC</sub><3.0V or V<sub>IH</sub><RP<V<sub>HH</sub> produce spurious results and should not be attempted.

7. Refer to Table 4 for valid DIN during a write operation.

8. Don't use the timing both  $\overrightarrow{OE}$  and  $\overrightarrow{WE}$  are  $V_{IL}$ .



		Table 4	Comman	d Defirition	ns <sup>(9)</sup>			
	<b>Bus</b> Cycles	1	FI	rst Bus Cyc	de	Sec	ond Bus Cy	/cle
Command	Reg'd.	Notes	Oper(1)	Addr(2)	Data <sup>(3)</sup>	Oper(1)	Addr <sup>(2)</sup>	Data(3)
Read Array/Reset	1	1	Write	X	FFH			L
Read Identifier Codes	≥2	4	Write	X	90H	Read	IA	ID
Read Status Register	7	t	Write	X	70H	Read	X	SRD
Clear Status Register	<del></del>		Write	X	50H			
Block Erase	2	5	Write	BA	20H	Write	BA	D0H
Byte Write	2	5,6	Write	WA	40H or 10H	Write	WA	WD
Block Erase and Byte Write Suspend	1	5	Write	Х	вон			<u> </u>
Block Erase and Byte Write Resume	1	5	Write	X	D0H			
Set Block Lock-Bit	1 2	7	Write	BA	60H	Write	BA	01H
Set Master Lock-Bit	2	7	Write	X	60H	Write	X	F1H
OCCURRENCE PROCE ALL	<del></del>		<del></del>	14	/011	347-414-		DOH

Write

NOTES:

Clear Block Lock-Bits

- 1. BUS operations are defined in Table 3.
- 2. X=Any valid address within the device.

IA=Identifier Code Address: see Figure 3.

BA=Address within the block being erased or locked.

WA=Address of memory location to be written.

SRD=Data read from status register. See Table 7 for a description of the status register bits.
 WD=Data to be written at location WA. Data is latched on the rising edge of WE or CE (whichever goes high first).

Data read from identifier codes.
Following the Read Identifier Codes command, read operations access manufacturer, device, block lock, and master lock codes. See Section 4.2 for read identifier code data.

5. If the block is locked, RP must be at V<sub>HH</sub> to enable block erase or byte write operations. Attempts to issue a block erase or byte write to a locked block while RP is V<sub>IH</sub>.

6. Either 40H or 10H are recognized by the WSM as the byte write setup.

7. If the master lock-bit is set, RP must be at V<sub>HH</sub> to set a block lock-bit. RP must be at V<sub>HH</sub> to set the master lock-bit is not set, a block lock-bit can be set while RP is V<sub>IH</sub>.

8. If the master lock-bit is set, RP must be at V<sub>HH</sub> to clear block lock-bits. The clear block lock-bits operation simultaneously clears all block lock-bits. If the master lock-bit is not set, the Clear Block Lock-Bits command can be done while RP is V<sub>IH</sub>.

9. Commands other than those shown above are reserved by SHARP for future device implementations and should

not be used.

### 4.1 Read Array Command

Upon initial device power-up and after exit from deep power-down mode, the device defaults to read array mode. This operation is also initiated by writing the Read Array command. The device remains enabled for items until another command is written. Once the internal WSM has started a block erase, byte write or lock-bit configuration, the device will not recognize the Read Array command until the WSM completes its operation unless the WSM is suspended via an Erase Suspend or Byte Write Suspend command. The Read Array command functions independently of the Vpp voltage and RP can be VIH or VHH.

### 4.2 Read Identifier Codes Command

The identifier code operation is initiated by writing the Read Identifier Codes command. Following the command write, read cycles from addresses shown in Figure 3 retrieve the manufacturer, device, block lock configuration and master lock configuration codes (see Table 5 for identifier code values). To terminate the operation, write another valid command. Like the Read Array command, the Read Identifier Codes command functions independently of the V<sub>PP</sub> voltage and RP can be V<sub>IH</sub> or V<sub>HH</sub>. Following the Read Identifier Codes command, the following information can be read:

Table 5. Identifier Codes

Address	Data
00000	89
00001	AA
X0002 <sup>(1)</sup>	
	1/00=0
	I/O <sub>0</sub> =1
	1/01-7
00003	1.海空水海中
ł	$I/O_{0}=0$
	I/O <sub>0</sub> =1
	1/01-7
	00000 00001 X0002 <sup>(1)</sup>

#### NOTE:

1. X selects the specific block lock configuration code to be read. See Figure 3 for the device identifier code memory map.

### 4.3 Read Status Register Command

The status register may be read to determine when a block erase, byte write, or lock-bit configuration is complete and whether the operation completed successfully. It may be read at any time by writing the Read Status Register command. After writing this command, all subsequent read operations output data from the status register until another valid command is written. The status register contents are latched on the falling edge of OE or CE, whichever occurs. OE or CE must toggle to V<sub>IH</sub> before further reads to update the status register latch. The Read Status command functions independently of the V<sub>PP</sub> voltage. RP can be V<sub>IH</sub> or V<sub>HH</sub>.

### 4.4 Clear Status Register Command

Status register bits SR.5, SR.4, SR.3, and SR.1 are set to "1"s by the WSM and can only be reset by the Clear Status Register command. These bits indicate various failure conditions (see Table 7). By allowing system software to reset these bits, several operations (such as cumulatively erasing or locking multiple blocks or writing several bytes in sequence) may be performed. The status register may be polled to determine if an error occurre during the sequence.

To clear the status register, the Clear Status Register command (50H) is written. It functions independently of the applied V<sub>PP</sub> Voltage. RP can be V<sub>IH</sub> or V<sub>H</sub>. This command is not functional during block erase or byte write suspend modes.

### 4.5 Block Erase Command

Erase is executed one block at a time and initiated by a two-cycle command. A block erase setup written, followed by an block erase confirm. This command sequence requires appropriate sequencing and an address within the block to be erased (erase changes all block data to FFH). Block preconditioning, erase, and verify are handled internally by the WSM (invisible to the system). After the two-cycle block erase sequence is written, the device automatically outputs status register data when read (see Figure 4). The CPU can detect block erase completion by analyzing the output data of the RY/BY pin or status register bit SR.7.

When the block erase is complete, status register bit SR.5 should be checked. If a block erase error is detected, the status register should be cleared before system software attempts corrective actions. The CUI remains in read status register mode until a new command is issued.

This two-step command sequence of set-up followed by execution ensures that block contents are not accidentally erased. An invalid Block Erase command sequence will result in both status register bits SR.4 and SR.5 being set to "1". Also, reliable block erasure "1y occur when  $V_{CC}=V_{CC2}$  and  $V_{PP}=V_{PPH}$ . In the absence of this high voltage, block contents are protected against erasure. If block erase is attempted while  $V_{PP}\leq V_{PPLK}$ , SR.3 and SR.5 will be set to "1". Successful block erase requires that the corresponding block lock-bit be cleared or, if set, that  $\overline{RP}=V_{HH}$ . If block erase is attempted when the corresponding block lock-bit is set and  $\overline{RP}=V_{HH}$ , SR.1 and SR.5 will be set to "1". Block erase operations with  $V_{IH}<\overline{RP}< V_{HH}$  produce spurious results and should not be attempted.

### 4.6 Byte Write Command

Byte write is executed by a two-cycle command sequence. Byte write setup (standard 40H or alternate 10H) is written, followed by a second write that specifies the address and data (latched on the rising edge of WE). The WSM then takes over, controlling the byte write and write verify algorithms internally. After the byte write sequence is written, the device automatically outputs status register data when read (see Figure 5). The CPU can detect the completion of the byte write event by analyzing the RY/BY pin or status register bit SR.7.

should be checked. If byte write error is detected, the status register should be cleared. The internal WSM verify only detects errors for "1"s that do not successfully write to "0"s. The CUI remains in read status register mode until it receives another command.

Reliable byte writes can only occur when V<sub>CC</sub>=V<sub>CC2</sub> and V<sub>PP</sub>=V<sub>PPH</sub>. In the absence of this high voltage, memory contents are protected against byte writes. If byte write is attempted while V<sub>PP</sub>≤V<sub>PPLK</sub>, status register bits SR.3 and SR.4 will be set to "1". Successful

byte write requires that the corresponding block lock-bit be cleared or, if set, that RP=V<sub>HH</sub>. If byte write is attempted when the corresponding block lock-bit is set and RP=V<sub>IH</sub>, SR.1 and SR.4 will be set to "1". Byte write operations with V<sub>IH</sub><RP<V<sub>HH</sub> produce spurious results and should not be attempted.

### 4.7 Block Erase Suspend Command

The Block Erase Suspend command allows block-erase interruption to read or byte-write data in another block of memory. Once the block-erase process starts, writing the Block Erase Suspend command requests that the WSM suspend the block erase sequence at a predetermined point in the algorithm. The device outputs status register data when read after the Block Erase Suspend command is written. Polling status register bits SR.7 and SR.6 can determine when the block erase operation has been suspended (hoth writted be set to "1"). RY/BY will also transition to VOH-Specification twirkless defines the block erase suspended latency.

At this point, a Read Array command can be written for read data from blocks other than that which is suspended. A Byte Write command sequence can also be issued during erase suspend to program data in other blocks. Using the Byte Write Suspend command (see Section 4.8), a byte write operation can also be suspended. During a byte write operation with block erase suspended, status register bit SR.7 will return to "0" and the RY/BY output will transition to Vol. However, SR.6 will remain "1" to indicate block erase suspend status.

The only other valid commands while block erase is suspended are Read Status Register and Block Erase Resume. After a Block Erase Resume command is written to the flash memory, the WSM will continue the block erase process. Status register bits SR.6 and SR.7 will automatically clear and RY/BY will return to Vol. After the Erase Resume command is written, the device automatically outputs status register data when read (see Figure 6). Vpp must remain at V-same Vpp level used for block erase) while block erase is suspended. RP must also remain at V<sub>IH</sub> or V<sub>HH</sub> (the same RP level used for block erase). Block erase cannot resume until byte write operations initiated during block erase suspend have completed.

### 4.8 Byte Write Suspend Command

The Byte Write Suspend command allows byte write interruption to read data in other flash memory locations. Once the byte write process starts, writing the Byte Write Suspend command requests that the WSM suspend the byte write sequence at a predetermined point in the algorithm. The device continues to output status register data when read after the Byte Write Suspend command is written. Polling status register bits SR.7 and SR.2 can determine when the byte write operation has been suspended (both will be set to "1"). RY/BY will also transition to VOH. Specification twhRH1 defines the byte write suspend latency.

read data from locations other than that which is suspended. The only other valid commands while byte write is suspended are Read Status Register and Byte Write Resume. After Byte Write Resume command is written to the flash memory, the WSM will continue the byte write process. Status register bits SR.2 and SR.7 will automatically clear and RY/BY will return to Vol. After the Byte Write Resume command is written, the device automatically outputs status register data when read (see Figure 7). V<sub>PP</sub> must remain at V<sub>PPH</sub> (the same V<sub>PP</sub> level used for byte write) while in byte write suspend mode. RP must also remain at V<sub>IH</sub> or V<sub>HH</sub> (the same RP level used for byte write).

### 4.9 Set Block and Master Lock-Bit Commands

A flexible block locking and unlocking scheme is enabled via a combination of block lock-bits and a master lock-bit. The block lock-bits gate program and erase operations while the master lock-bit gates block-lock bit modification. With the master lock-bit not set, individual block lock-bits can be set using the Set Block Lock-Bit command. The Set Master Lock-Bit command, in conjunction with  $\overline{RP}=V_{HH}$ , sets the master lock-bit. After the master lock-bit is set, subsequent setting of block lock-bits requires both the

Set Block Lock-Bit command and V<sub>HH</sub> on the RP pin. See Table 6 for a summary of hardware and software write protection options.

Set block lock-bit and master lock-bit are executed by a two-cycle command sequence. The set block or master lock-bit setup along with appropriate block or device address is written followed by either the set block lock-bit confirm (and an address within the block to be locked) or the set master lock-bit confirm (and any device address). The WSM then controls the set lock-bit algorithm. After the sequence is written, the device automatically outputs status register data when read (see Figure 8). The CPU can detect the completion of the set lock-bit event by analyzing the RY/BY pin output or status register bit SR.7.

When the set lock-bit operation is complete, status register bit SR.4 should be checked. If an error is detected, the status register should be cleared. The CUI will remain in read status register mode until a new command is issued.

This two-step sequence of set-up followed by execution ensures that lock-bits are not accidentally set. An invalid Set Block or Master Lock-Bit command will result in status register bits SR.4 and SR.5 being set to "1". Also, reliable operations occur only when  $V_{CC}=V_{CC2}$  and  $V_{PP}=V_{PPH}$ . In the absence of this high voltage, lock-bit contents are protected against alteration.

A successful set block lock-bit operation requires that the master lock-bit be cleared or, if the master lock-bit is set, that RP=V<sub>HH</sub>. If it is attempted with the master lock-bit set and RP=V<sub>IH</sub>, SR.I and SR.4 will be set to "1" and the operation will fail. Set block lock-bit operations while V<sub>IH</sub><RP<V<sub>HH</sub> produce spurious results and should not be attempted. A successful set master lock-bit operation requires that RP=V<sub>HH</sub>. If it is attempted with RP=V<sub>IH</sub>, SR.1 and SR.4 will be set to "1" and the operation will fail. Set master lock-bit operations with V<sub>IH</sub><RP<V<sub>HH</sub> produce spurious results and should not be attempted.



### 4.10 Clear Block Lock-Bits Command

All set block lock-bits are cleared in parallel via the Clear Block Lock-Bits command. With the master lock-bit not set, block lock-bits can be cleared using only the Clear Block Lock-Bits command. If the master lock-bit is set, clearing block lock-bits requires both the Clear Block Lock-Bits command and  $V_{HH}$  on the  $\overline{RP}$  pin. See Table 6 for a summary of hardware and software write protection options.

Clear block lock-bits operation is executed by a two-cycle command sequence. A clear block lock-bits setup is first written. After the command is written, the device automatically outputs status register data when read (see Figure 9). The CPU can detect completion of the clear block lock-bits event by analyzing the RY/BY Pin output or status register bit SR.7.

When the operation is complete, status register bit SR.5 should be checked. If a clear block lock-bit error is detected, the status register should be cleared. The CUI will remain in read status register mode until another command is issued.

This two-step sequence of set-up followed by execution ensures that block lock-bits are not accidentally cleared. An invalid Clear Block Lock-Bits command sequence will result in status register bits SR4 and SR5 being set to "1". Also, a reliable --block lock-bits operation can only occur when V<sub>CC</sub>=V<sub>CC2</sub> and V<sub>PP</sub>=V<sub>PPH</sub>. If a clear block lock-bits operation is attempted while Vpp VppLK, SR.3 and SR.5 will be set to "1". In the absence of this high voltage, the block lock-bits content are protected against alteration. A successful clear block lock-bits operation requires that the master lock-bit is not set or, if the master lock-bit is set, that RP=VHH. If it is attempted with the master lock-bit set and RP=VIH. SR.1 and SR.5 will be set to "1" and the operation will fail. A clear block lock-bits operation with VIH<RP <VHH produce spurious results and should not be attempted.

If a clear block lock-bits operation is aborted due to V<sub>PP</sub> or V<sub>CC</sub> transitioning out of valid range or RP active transition, block lock-bit values are left in an undetermined state. A repeat of clear block lock-bits is required to initialize block lock-bit contents to known values. Once the master lock-bit is set, it cannot be cleared.

Table 6. Write Protection Alternatives

Operation	Master Lock-Bit	Block Lock-Bit	RP	Effect
Block Erase or		0	V <sub>IH</sub> or V <sub>HH</sub>	Block Erase and Byte Write Enabled
Byte Write	x	1	V <sub>IH</sub> V <sub>HH</sub>	Block is Locked. Block Erase and Byte Write Disabled Block Lock-Bit Override. Block Erase and Byte Write Enabled
Set Block	0	х	V <sub>IH</sub> or V <sub>HH</sub>	Set Block Lock-Bit Enabled
Lock-Bit	1	Х	V <sub>IH</sub>	Master Lock-Bit is Set. Set Block Lock-Bit Disabled Master Lock-Bit Override. Set Block Lock-Bit Enabled
Set Master Lock-Bit	X	X	$\frac{v_{\text{IH}}}{v_{\text{HH}}}$	Set Master Lock-Bit Disabled Set Master Lock-Bit Enabled
Clear Block	0	X	V <sub>IH</sub> or V <sub>HH</sub>	Clear Block Lock-Bits Enabled
Lock-Bits	1	x	V <sub>IH</sub> V <sub>HH</sub>	Master Lock-Bit is Set. Clear Block Lock-Bits Disabled Master Lock-Bit Override. Clear Block Lock-Bits Enabled

7	ESS	ECLBS	BWSLBS	VPPS	BWSS	DPS	R
1	6	5	4	3	2	1	0
ng Warri	CTATE MAC	HINE STATU	c	NOTES:	Y or SR.7 to det	ermine block	erase, byte
1 = Ready 0 = Busy	AM SIAIC	MUSIATO	3	write, or lock SR.6-0 are in	c-bit configurativalid while SR.2	on completion /="0",	n.
1 = Block	i SUSPEND S' Erase Suspend Erase in Progr		đ	If both SR.5 a lock-bit confi sequence wa	and SR4 are "1" iguration attem s entered.	s after a block pt, an improp	erase or er command
1 = Error 0 = Succe	in Block Erasu ssful Block Era	R LOCK-BITS are or Clear Louise or Clear Lo	ck-Bits ck-Bits	level. The Wonly after Bi	ot provide a con SM interrogates ock Erase, Byte Clear Block Loc	s and indicate Write, Set Blo :k-Bits comma	s the V <sub>PP</sub> leve ck/Master ind sequences
1 = Error	in Byte Write ssful Byte Wri	SET LOCK-BI or Set Master/ te or Set Maste	Block Lock-Bit	SR.1 does not and block to	ot provide a cor ock-bit values. T	itinuous indic he WSM inter	ation of maste
$SR.3 = V_{pp} S$ $1 = V_{pp} L$ $0 = V_{pp} C$	ow Detect, Op	peration Abort		Brase, Byte sequences. I	bit, block lock- Write, or Lock- It informs the sy operation, if the	Bit configurati /stem, depend	ion command ling on the
1 = Byte	Write Suspend	END STATUS led ess/Complete		lock-bit is so lock and me the Read Id	et, and/or RP is aster lock config entifier Codes c ock-bit status.	not V <sub>HH</sub> . Rea	ading the block after writing
1 = Mast	ected, Operati	ock Lock-Bit a	nd/or RP Loci	SR.0 is reserved out when p	rved for future olling the statu	use and shoul s register.	ld be masked




Figure 4. Automated Block Erase Flowchart




Figure 5. Automated Byte Write Flowchart




Figure 6. Block Erase Suspend/Resume Flowchart




Figure 7. Byte Write Suspend/Resume Flowchart

 $\{3,6,\ldots,4\}$ 





Figure 8. Set Block and Master Lock-Bit Flowchart





#### 5 DESIGN CONSIDERATIONS

### 5.1 Three-Line Output Control

The device will often be used in large memory arrays. SHARP provides three control inputs to accommodate multiple memory connections. Three-line control provides for:

- a. Lowest possible memory power dissipation.
- Complete assurance that data bus contention will not occur.

To use these control inputs efficiently, an address decider should enable CE while OE should be connected to all memory devices and the system's READ control line. This assures that only selected memory devices have active outputs while deselected memory devices are in standby mode. RP should be connected to the system POWERGOOD signal to prevent unintended writes during system power transitions. POWERGOOD should also toggle during system reset.

# 5.2 RY/BY and Block Erase, Byte Write, and Lock-Bit Configuration Polling

RY/BV is a full CMOS output that provides a hardware method of detecting block erase, byte write and lock-bit configuration completion. It transitions low after block erase, byte write, or lock-bit configuration commands and returns to V<sub>OH</sub> when the WSM has finished executing the internal algorithm.

RY/BY can be connected to an interrupt input of the system CPU or controller. It is active at all times. RY/

BY is also V<sub>OH</sub> when the device is in block erase suspend (with byte write inactive), byte write suspend or deep power-down modes.

### 5.3 Power Supply Decoupling

Flash memory power switching characteristics require careful device decoupling. System designers are interested in three supply current issues; standby current levels, active current levels and transient peaks produced by falling and rising edges of CE and OE. Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1 µF ceramic capacitor connected between its V<sub>CC</sub> and GND and between its V<sub>PP</sub> and GND. These high-frequency, low inductance capacitors should be placed as close as possible to package leads. Additionally, for every eight devices, a 4.7 µF electrolytic capacitor should be placed at the epower supply connection between V<sub>CC</sub> and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductance.

### 5.4 Vpp Trace on Printed Circuit Boards

Updating flash memories that reside in the target system requires that the printed circuit board designer pay attention to the V<sub>PP</sub> Power supply trace. The V<sub>PP</sub> pin supplies the memory cell current for byte writing and block erasing. Use similar trace widths and layout considerations given to the V<sub>CC</sub> power bus. Adequate V<sub>PP</sub> supply traces and decoupling will decrease V<sub>PP</sub> voltage spikes and overshoots.

### 5.5 V<sub>CC</sub>, V<sub>PP</sub>, RP Transitions

Block erase, byte write and lock-bit configuration are not guaranteed if V<sub>PP</sub> falls outside of a valid V<sub>PPH</sub> range, V<sub>CC</sub> falls outside of a valid V<sub>CC2</sub> range, or RP \*V<sub>IH</sub> or V<sub>HH</sub>. If V<sub>PP</sub> error is detected, status register bit SR.3 is set to "1" along with SR.4 or SR.5, depending on the attempted operation. If RP transitions to V<sub>IL</sub> during block erase, byte write, or lock-bit configuration, RY/BY will remain low until the reset operation is complete. Then, the operation will about and the device will enter deep power-down. The aborted operation may leave data partially altered. Therefore, the command sequence must be repeated after normal operation is restored. Device power-off or RP transitions to V<sub>IL</sub> clear the status register.

The CUI latches commands issued by system software and is not altered by  $V_{PP}$  or CE transitions or WSM actions. Its state is read array mode upon power-up, after exit from deep power-down or after  $V_{CC}$  transitions below  $V_{LKO}$ -

After block erase, byte write, or lock-bit configuration, even after  $V_{pp}$  transitions down to  $V_{ppLK}$ , the CUI must be placed in read array mode via the Read Array command if subsequent access to the memory array is desired.

### 5.6 Power-Up/Down Protection

The device is designed to offer protection against accidental block erasure, byte writing, or lock-bit configuration during power transitions. Upon power-up, the device is indifferent as to which power

supply ( $V_{pp}$  or  $V_{CC}$ ) powers-up first. Internal circumy resets the CUI to read array mode at power-up.

A system designer must guard against spurious writes for  $V_{CC}$  voltages above  $V_{LKO}$  when  $V_{PP}$  is active. Since both WE and CE must be low for a command write, driving either to  $V_{IH}$  will inhibit writes. The CUI's two-step command sequence architecture provides added level of protection against data alteration.

In-system block lock and unlock capability prevents inadvertent data alteration. The device is disabled while  $\overline{RP} = V_{IL}$  regardless of its control inputs state.

### 5.7 Power Dissipation

When designing portable systems, designers must consider battery power consumption not only during device operation, but also for data retention during system idle time. Flash memory's nonvolatility increases usable battery life because data is retained when system power is removed.

In addition, deep power-down mode ensures extremely low power consumption even when control power is applied. For example, portable computing products and other power sensitive applications that use an array of devices for solid-state storage can consume negligible power by lowering RP to V<sub>L</sub> standby or sleep modes. If access is again needed, the devices can be read following the tphQv and tphWL wake-up cycles required after RP is first raised to V<sub>L</sub>. See AC Characteristics—Read Only and Write Operations and Figures 12, 13 and 14 for more information.

6.1 Absolute Maximum Ratings\*

Commercial Operating Temperature

During Read, Block Erase, Byte Write
and Lock-Blt Configuration......-25°C to +85°C(1)
Temperature under Bias .....-25°C to +85°C

Storage Temperature .....-65°C to +125°C

Voltage On Any Pin (except  $V_{CC}$ ,  $V_{PP}$ , and RP) .....-2.0V to +7.0V<sup>(2)</sup>

V<sub>CC</sub> Supply Voltage.....-2.0V to +7.0V<sup>(2)</sup>

V<sub>PP</sub> Update Voltage during Block Erase, Byte Write and Lock-Bit Configuration.....-2.0V to +14.0V<sup>(2,3)</sup>

RP Voltage with Respect to
GND during Lock-Bit
Configuration Operations......-2.0V to +14.0V<sup>(2,3)</sup>

Output Short Circuit Current................................. 100mA(4)

"WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect accurately reliability.

#### NOTES:

 Operating temperature is for commercial product defined by this specification.

2. All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on V<sub>CC</sub> and V<sub>PP</sub> pins. During transitions, this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins and V<sub>CC</sub> is V<sub>CC</sub>+0.5V which, during transitions, may overshoot to V<sub>CC</sub>+2.0V for periods <20ns.</p>

 Maximum DC voltage on V<sub>PP</sub> and RP may overshoot to +14.0V for periods <20ns.</li>

 Output shorted for no more than one second. No more than one output shorted at a time.

### 6.2 Operating Conditions

Temperature and V<sub>CC</sub> Operating Conditions

	7 4771 412	tease axia v	CC Obever	ing conditi	10113	
Symbol	Parameter	Notes	Min	Max	Unit	Test Condition
T	Operating Temperature		-25	+85	°C	Ambient Temperature
Vccı	V <sub>CC</sub> Supply Voltage (2.7V-3.6V)	1	2.7	3.6	V	
Vcc2	V <sub>CC</sub> Supply Voltage (3.0V-3.6V)		3.0	3.6	V	
NOTE.						<u> </u>

1. Block erase, byte write and lock-bit configuration operations with V<sub>CC</sub><3.0V should not be attempted.

### 6.2.1 AC INPUT/OUTPUT TEST CONDITIONS





Figure 10. Transient Input/Output Reference Waveform for V<sub>CC</sub>=2.7V-3.6V



11. Transient Equivalent Testing Load
Circuit

 Test Configuration Capacitance Loading Value

 Test Configuration
  $C_L(pF)$ 
 $V_{CC}$ = 2.7V-3.6V
 50

32

## SHARP

### LRS1310A

### 6.2.2 DC CHARACTERISTICS

DC Characteristics

			V <sub>CC</sub> =2	.7-3.6V		Test
_Sym_	Parameter	Notes	Тур	Max	Unit	Conditions
<sup>I</sup> LI	Input Load Current	1		±0.5	μА	V <sub>CC</sub> =V <sub>CC</sub> Max V <sub>IN</sub> =V <sub>CC</sub> or GND
I <sub>LO</sub>	Output Leakage Current	1		±0.5	μА	Vcc=VccMax
I <sub>CC</sub> 5	V <sub>CC</sub> Standby Current	1,3,6	20	100	μA	V <sub>OIT</sub> =V <sub>CC</sub> or GND CMOS Inputs V <sub>CC</sub> =V <sub>CC</sub> Max CE= RP=V <sub>CC</sub> ±0.2V
			0.2	2	mA	TTL Inputs V <sub>CC</sub> =V <sub>CC</sub> Max CE= RP=V <sub>IH</sub>
ICCD	V <sub>CC</sub> Deep Power-Down Current	1		20	μА	RP=GND±0.2V I <sub>OUT</sub> (RY/BY)=0mA
ICCR	V <sub>CC</sub> Read Current	1,5,6	7	12	mA	CMOS Inputs V <sub>CC</sub> =V <sub>CC</sub> Max, CE=GND, I <sub>OUT</sub> =0mA
			8	18	mA	TTL Inputs  V <sub>CC</sub> =V <sub>CC</sub> Max,  CE=GND  f=5MHz,  I <sub>OUT</sub> =0mA
1 <sub>CCW</sub>	V <sub>CC</sub> Byte Write or Set Lock-Bite Current	1.7		17	mA	V <sub>pp</sub> =V <sub>ppH</sub>
I <sub>CCE</sub>	V <sub>CC</sub> Block Erase or Clear Lock-Bit Current	1,7		17	mA	V <sub>PP</sub> =V <sub>PPH</sub>
I <sub>CCW</sub> s I <sub>CCR</sub> s	V <sub>CC</sub> Byte Write or Block Erase Suspend Current	1,2	1	6	mA	CE=V <sub>IH</sub>
I <sub>PPS</sub>	V <sub>PP</sub> Standby or Read	1	±2	±15	μĀ	V <sub>pp</sub> ≤V <sub>CC</sub>
IPPR	Current		10	200	μA	V <sub>PP</sub> >V <sub>CC</sub>
I Original	V <sub>PP</sub> Deep Power-Down Current	1	0.1	5	μА	RP=GND±0.2V
I <sub>PPW</sub>	V <sub>PP</sub> Byte Write or Set Lock-Bite Current	1,7		40	mA	V <sub>pp</sub> =V <sub>ppH</sub>
I <sub>PPE</sub>	V <sub>PP</sub> Block Erase or Clear Lock-Bit Current	1,7		20	mA	V <sub>pp</sub> =V <sub>ppH</sub>
I <sub>PPWS</sub> I <sub>PPES</sub>	V <sub>PP</sub> Byte Write or Block Erase Suspend Current	1	10	200	μA	V <sub>PP</sub> =V <sub>PPH</sub>

C	_		$V_{CC}=2$ .	7-3.6V	1	Test
Sym	Parameter	Notes	Min	Max	Unit	Conditions
$V_{\Pi}$	Input Low Voltage	7	-0.5	0.8	V	
V <sub>IH</sub>	Input High Voltage	7	2.0	V <sub>CC</sub> +0.5	V	
V <sub>OL</sub>	Output Low Voltage	3,7		0.4	V	V <sub>CC</sub> =V <sub>CC</sub> Min, I <sub>OL</sub> =2.0mA
V <sub>OH1</sub>	Output High Voltage (TTL)	3,7	2.4		V	V <sub>CC</sub> =V <sub>CC</sub> Min, I <sub>OH</sub> =-1.0mA
V <sub>OH2</sub>	Output High Voltage (CMOS)	3,7	0.85 V <sub>CC</sub>		V	V <sub>CC</sub> =V <sub>CC</sub> Min I <sub>OH</sub> =-2.5mA
			ν <sub>сс</sub> -0.4		V	V <sub>CC</sub> =V <sub>CC</sub> Min I <sub>OH</sub> =-100µA
V <sub>PPLK</sub>	Normal Operations	4,7		1.5	V	3/8
rrn	V <sub>PP</sub> during Byte Write, Block Erase or Lock-Bit Operations		3.0	3.6	V	
$V_{LKO}$	V <sub>CC</sub> Lockout Voltage		2.0		V	
V <sub>HH</sub>	RP Unlock Voltage	8,9	11.4	12.6	V	Set master lock-bit Override master and block lock-bit

### NOTES:

- 1. All currents are in RMS unless otherwise noted. Contact your local sales office for information about typical specifications.
- 2. ICCWS and ICCES are specified with the device de-selected. If read or byte written while in erase suspend mode, the device's current draw is the sum of ICCWS or ICCES and ICCR or ICCW, respectively.
- Block erases, byte writes, and lock-bit configurations are inhibited when V<sub>PP</sub>≤V<sub>PPLK</sub>, and not guaranteed in the range between V<sub>PPLK</sub>(max) and V<sub>PPH</sub>(min), and above V<sub>PPH</sub>(max).
- 5. Automatic Power Savings (APS) reduces typical I<sub>CCR</sub> to 3mA at 3.3V V<sub>CC</sub> in static operation.
- 6. CMOS inputs are either  $V_{CC}\pm0.2V$  or GND $\pm0.2V$ . TTL inputs are either  $V_{IL}$  or  $V_{IH}$ .
- 7. Sampled, not 100% tested.
- 8. Master lock-bit set operations are inhibited when RP=VIH. Block lock-bit configuration operations are inhibited when the master lock-bit is set and RP=VIH. Block erases and byte writes are inhibited when the corresponding block-lock bit is set and RP=VIH. Block erase, byte write, and lock-bit configuration operations are not guaranteed with  $V_{CC}$ <3.0V or  $V_{IH}$ <8P< $V_{HH}$  and should not be attempted.

  9. RP connection to a  $V_{HH}$  supply is allowed for a maximum cumulative period of 80 hours.


### 6.2.3 AC CHARACTERISTICS - READ-ONLY OPERATIONS

$V_{CC}=2.7V-3.6V$ , $T_{A}=-25^{\circ}C$ to +85	℃ to +85°C	=-25°C	ľΔ	٠٧,	-3.6	.7V	,≖2	٧,,	١
--	------------	--------	----	-----	------	-----	-----	-----	---

Sym	Parameter	Notes	Min	Max	Unit
AVAV	Read Cycle Time		150		ns
AVQV	Address to Output Delay			150	นร
ELOY	CE to Output Delay	2		150	กร
PHOV	RP High to Output Delay			600	ns
CLOV	OE to Output Delay	2		50	ns
ELOX	CE to Output in Low Z	3	0		ns
EHOZ	CE High to Output in High Z	3		55	ns.
GLOX	OE to Output in Low Z	3	0		ns
CHOZ_	OE High to Output in High Z	3		20	ns
ЮН	Output Hold from Address, CE or OE Change, Whichever Occurs First	3	Đ		ns

NOTE:

See AC Input/Output Reference Waveform for maximum allowable input slew rate.
 DE may be delayed up to tgLQv-tGLQv after the falling edge of CE without impact on tgLQv.
 Sampled, not 100% tested.



### 624 AC CHARACTERISTICS - WRITE OPERATION(1)


V<sub>CC</sub>=2.7V-3.6V, T<sub>A</sub>=-25°C to +85°C

Sym	Parameter	Notes	Min	Max	Unit
tavav	Write Cycle Time		150		ns
tpHWI	RP High Recovery to WE Going Low	2	1		µ\$
FI WI	CE Setup to WE Going Low		10		ns
LWLWH	WE Pulse Width		50		ns
<b>EAVWH</b>	Address Setup to WE Coing High	3	50		ns
t <sub>DVWH</sub>	Data Setup to WE Going High	3	50		กร
twnpx	Data Hold from WE High		5		ns
twhax	Address Hold from WE High		5		ns
twhen	CE Hold from WE High		10		ns
twew	WE Pulse Width High		30		ns
twick	Write Recovery before Read		0		ns

Vac=3.0V-3.6V, T. =-25°C to +85°C

Sym	Parameter	Notes	Min	Max	Unit
tAVAV	Write Cycle Time		120		ns
t <sub>PHWI</sub>	RP High Recovery to WE Going Low	2	1		113
ter.wi	CE Setup to WE Going Low		10	1	ns
twiwh	WE Pulse Width		50		ns
t <sub>PHHWH</sub>	RP VHH Setup to WE Going High	2	100		ns
tvpwH	V <sub>pp</sub> Setup to WE Going High	2	100		ns
tavwh	Address Setup to WE Going High	3	50		ns
tovwH	Data Setup to WE Going High	3	50		กร
twidx	Data Hold from WE High		5		ns
twhax.	Address Hold from WE High		5		ns
twheh	CE Hold from WE High		10		ns
•	WE Pulse Width High		30		ns
WHRI.	WE High to RY/BY Going Low		•	100	กร
twigi.	Write Recovery before Read		0	i	ns
tovv.	V <sub>PP</sub> Hold from Valid SRD, RY/BY High	2,4	0	<b></b>	ns
TOTTE	RP V <sub>HH</sub> Hold from Valid SRD, RY/BY High	2,4	0		กร

- 1. Read timing characteristics during block erase, byte write and lock-bit configuration operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.
- 2. Sampled, not 100% tested.
- Refer to Table 4 for valid A<sub>IN</sub> and D<sub>IN</sub> for block erase, byte write, or lock-bit configuration.
   Vpp should be held at V<sub>PPH</sub> (and if necessary should be held at V<sub>HH</sub>) until determination of block erase, byte write, or lock-bit configuration success (SR.1/3/4/5=0).





## 6.2.5 ALTERNATIVE CE-CONTROLLED WRITES(1)

V\_\_=2.7V-3.6V, T\_ =-25°C to +85°C

Sym	Parameter	Notes	Min	Max	Unit
tavav.	Write Cycle Time	1	150		ns
t <sub>PHEL</sub>	RP High Recovery to CE Going Low	2	1		us
twi ei	WE Setup to CE Going Low		0		กร
t <sub>ELEH</sub>	CE Pulse Width	1 1	70		ns
t <sub>AVEH</sub>	Address Setup to CE Going High	3	50		ns
DVEH	Data Setup to CE Going High	3	50		ns
EHDX	Data Hold from CE High		5		ns
t <sub>EHAX</sub>	Address Hold from CE High		5		ns
t <sub>RHWH</sub>	WE Hold from CE High		0		ns
t <sub>EHEL</sub>	CE Pulse Width High		25		ns
tehGL.	Write Recovery before Read		Ō		ns

See 5.0V V<sub>CC</sub> Alternative CE-Controlled Writes for notes 1 through 5.

 $V_{CC}=3.0V-3.6V$ ,  $T_{A}=-25^{\circ}C$  to  $+85^{\circ}C$ 

Sym	Parameter	Notes	Min	Max	Unit
TAVAV	Write Cycle Time		120		ns
PHEL	WE High Recovery to CE Going Low	2	1		μэ
twi.FI.	WESetup to CE Going Low		0		ns
t <sub>BLEH</sub>	CE Pulse Width		70		ns
t <sub>PHHEH</sub>	WE VHH Setup to CE Going High	2	100		ns
t <sub>VPEH</sub>	Vpp Setup to CE Going High	2	100		ns
t <sub>aveh</sub>	Address Setup to CE Going High	3	50		กร
t <sub>DVEH</sub>	Data Setup to CE Going High	3	50		ns
t <sub>EHDX</sub>	Data Hold from CE High		5		ns
tRHAX	Address Hold from CE High		5		ns
t <sub>EHWH</sub>	WE Hold from CE High		0		ns
t <sub>EHEL</sub>	RP Pulse Width High		25		กร
t <sub>EHRL</sub>	RP High to RY/BYGoing Low			100	ns
t <sub>EHGL</sub>	Write Recovery before Read		0		ns
<sup>t</sup> QVVL	V <sub>PP</sub> Hold from Valid SRD, RY/BY High	2,4	0		ns
QVPH .	WE V <sub>HH</sub> Hold from Valid SRD, RY/BYHigh	2,4	0		ns

- In systems where CE defines the write pulse width (within a longer WE timing waveform), all setup, hold, and inactive WE times should be measured relative to the CE waveform.
   1. In systems where CE defines the write pulse width (within a longer WE timing waveform), all setup, hold, and inactive WE times should be measured relative to the CE waveform.

- Refer to Table 4 for valid A<sub>IN</sub> and D<sub>IN</sub> for block erase, byte write, or lock-bit configuration.
   V<sub>PP</sub> should be held at V<sub>PPH</sub> (and if necessary RP should be held at V<sub>HH</sub>) until determination of block erase, byte write, or lock-bit configuration success (SR.1/3/4/5=0).




Figure 14. Alternate AC Waveform for CE-Controlled Write Operations






Figure 15. AC Waveform for Reset Operation

Reset AC Specifications(1)

Sym	Parameter	Notes	Min	Max	Unit
<sup>†</sup> PLPH	RP Pulse Low Time (If RP is tied to V <sub>CC</sub> , this specification is not applicable)		100		ns
<sup>t</sup> PLRH	RP Low to Reset during Block Erase, Byte Write or Lock-Bit Configuration	1,2		20	þs
typH	V <sub>CC</sub> 2.7V to RP High	3	100		ns

#### NOTES:

- 1. If RP is asserted while a block erase, byte write, or lock-bit configuration operation is not executing, the reset will complete within 100ns.
- A reset time, tpHQV, is required from the latter of RY/BY or RP going high until outputs are valid.
   When the device power-up, holding RP low munimum 100ns is required after V<sub>CC</sub> has been in predefined range and also has been in stable there.

# SHARP

# 6.2.7 BLOCK ERASE, BYTE WRITE AND LOCK-BIT CONFIGURATION PERFORMANCE<sup>(3)</sup>

 $V_{CC}=3.0V-3.6V$ ,  $T_A=-25^{\circ}C$  to +85°C

•	_		Vpp=3.	0V-3.6V	
Sym	Parameter	Notes	Typ(1)	Max	Unit
WHQV1	Byte Write Time	2	19	300	μs
	Block Write Time	2	1.2	4	5ec
EHOV2	Block Erase Time	2	0.8	6	sec
WHQV3	Set Lock-Bit Time	2	21		μs
WHQV4	Clear Block Lock-Bits Time	2	1.8		sec
WHRH1 EHRH1	Byte Write Suspend Latency Time to Read		7.1	10	из
WHRH2	Erase Suspend Latency Time to Read		15.2	21.1	ps

#### NOTES:

- 1. Typical values measured at  $T_A=+25^{\circ}\text{C}$  and nominal voltages. Assumes corresponding lock-bits are not set. Subject to change based on device characterization.
- 2. Excludes system-level overhead.
- 3. Sampled but not 100% tested.

#### Part 3 SRAM CONTENTS

1. Description	4:
2. Truth Table	4
3. Block Diagram	4
4. Absolute Maximum Ratings	45
5. Recommended DC Operating Conditions	45
6. DC Electrical Characteristics	45
7. AC Electrical Characteristics	46
8. Data Retention Characteristics	47
9. Timing Chart	48

#### 1.Description

The LRS1310A is a 2M bit static RAM organized as 262,144×8 bit which provides low-power standby mode.


It is fabricated using silicon-gate CMOS process technology.

#### **Features**

Pully static operation
Three-state output

Not designed or rated as radiation hardened

P-type bulk silicon



#### 4. Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
Supply voltage(*1)	V <sub>cc</sub>	-0.2 to 4.6	, v
Input voltage(* I)	V <sub>EN</sub>	-0.3 (*2) to V <sub>CC</sub> +0.3	v
Operating temperature	Topr	-25 to +85	८
Storage temperature	Tug	-65 to +125	r

#### Notes

- \*1. The maximum applicable voltage on any pin with respect to GND.
- \*2.-3.0V undershoot is allowed to the pulse width less than 50ns.

#### 5.Recommended DC Operating Conditions

(T<sub>a</sub>= -25℃ to +85℃)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply voltage	V <sub>cc</sub>	2.7	3.0	3.6	V
Input voltage	Vai	2.0		V <sub>cc</sub> +0.3	V
	V <sub>L</sub>	-0.3 (*3)		0.8	V

#### Note

 $\star$  \*3.-3.0V undershoot is allowed to the pulse width less than 50ns.

#### 6.DC Electrical Characteristics

 $(T_a = -25 \text{ C to } +85 \text{ C, } V_{CC} = 2.7 \text{V to } 3.6 \text{V}$ 

Parameter	Symbol	Conditions	•	Min.	Typ. (*4)	Max.	Unit
Input leakage current	I,	V <sub>IN</sub> =0V to V <sub>CC</sub>		-1.0		1.0	μА
Output leakage current	i,	CE1=V <sub>st</sub> or CE2=V <sub>st</sub> or OE=V <sub>st</sub> or WE=V <sub>st</sub> V <sub>tO</sub> =0V to V <sub>CC</sub>		-1.0		1.0	μА
Operating supply	Leci	CE1=V <sub>R</sub> , CE2=V <sub>IH</sub> V <sub>IN</sub> =V <sub>IL</sub> or V <sub>IH</sub>	t <sub>cyct.e</sub> =Min I <sub>80</sub> =0mA			40	mA
current	I <sub>cc2</sub>	$\overline{\text{CE1}}$ ≤ 0.2V, CE2 ≥ V <sub>CC</sub> -0.2V $\overline{\text{V}}_{\text{IN}}$ = 0.2V or V <sub>CC</sub> -0.2V	t <sub>CYCL8</sub> =200ns l <sub>so</sub> =0mA			25	mA
Standby current	I <sub>38</sub>	CE1, CE2≧V <sub>cc</sub> -0.2V or CE2	≦0.2V		0.6	45	μΑ mA mA μΑ
current	I <sub>SP1</sub>	CE1, CE2=V <sub>H</sub> or CE2=V <sub>L</sub>				3.0	mA
Output	Va	I <sub>CL</sub> =2.0mA				0.4	V
voltage	V <sub>OH</sub>	I <sub>OH</sub> =-1.0mA		2.4			V

#### Note

\*4. T<sub>a</sub>=25℃, V<sub>cc</sub>=3.0V

#### 7. AC Electrical Characteristics

# AC Test Conditions

Input pulse level	0.6V to 2.2V
Input rise and fall time	5ns
Input and Output timing Ref. level	1.5V
Output load	1TTL+C <sub>1</sub> (30pF) (*5)

Note

\*5.Including scope and jig capacitance.

Read	cycle	

$$(T_4 = -25\% to +85\% , V_{cc} = 2.7V to 3.6V )$$

Parameter	Symbol	Min.	Max.	Unit	
Read cycle time	t <sub>RC</sub>	85		ns	
Address access time	ţ.,		85	ns	
Chip enable access time	t <sub>ACE</sub>		85	ns	
Output enable to output valid	t <sub>os</sub> .		45	ns	
Output hold from address change	ton	10		ns	
CE1, CE2 Low to output active	t <sub>LZ</sub>	10		ns	]*
OE Low to output active	toız	5		ns	]*
CE1, CE2 High to output in High impedance	t <sub>suz</sub>	0	30	ns	*
OE High to output in High impedance	t <sub>OHZ</sub>	0	30	กร	<b>-</b>

# Write cycle

$$(T_a = -25\% \text{ to } +85\% \text{ , } V_{cc} = 2.7V \text{ to } 3.6V$$

Parameter	Symbol	Min.	Max.	Unit	
Write cycle time	r <sub>MC</sub>	85		175	
Chip enable to end of write	‡ <sub>CW</sub>	75		ns	
Address valid to end of write	t <sub>AW</sub>	75		ns	
Address setup time	tas	0		ns	
Write pulse width	twp	65		ns	
Write recovery time	twa	0		DS	
Input data setup time	tow	35		ns	
Input data hold time	t <sub>DH</sub>	0		กร	
WE High to output active	tow	5		ns	] *(
WE Low to output in High impedance	Ew2	0	30	กร	<b>∃</b> ∗€
OE High to output in High impedance	tonz	0	30	ពន	] •∢

#### Note

\*6. Active output to High impedance and High impedance to output active tests specified for a ±200mV transition from steady state levels into the test load.


#### 8. Data Retention Characteristics


(T<sub>s</sub>= -25℃ to +85℃ )

Parameter	Symbol	Conditions		Min.	Typ.	Max.	Unit
Data Retention supply voltage	V <sub>CCDR</sub>	CE2≤0.2V or CE1≥V <sub>CCDR</sub> -0.2V (*7)		2.0		3.6	v
Data Retention supply current	ICCOR	V <sub>CCDR</sub> =3V CE1, CE2≥V <sub>CCDR</sub> -0.2V or	T <sub>4</sub> =25℃ CE2≤0,2V		0.6	1.0	μА
Chip enable setup time	tcox			0			ms
Chip enable hold time	t <sub>R</sub>			5			ms

Note:

\*7. CE2≥V<sub>CCDR</sub>-0.2V or CE2≤0.2V.






#### Note)

- \* 9. A write occurs during the overlap of a low CE1, a high CE2 and a low WE.

  A write begins at the latest transition among CE1 going low, CE2 going high and WE going low.
  - A write ends at the earliest transition among CEI going high, CE2 going low and WE going high, two is measured from the beginning of write to the end of write.
- \* 10. tcw is measured from the later of CE1 going low or CB2 going high to the end of write.
- \* 11. Les is measured from the address valid to the beginning of write.
- \* 12. two is measured from the end of write to the address change, two applies in case a write ends at CE1 or WE going high, two applies in case a write ends at CE2 going low.
- \* 13. During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
- \* 14. If CE1 goes low simultaneously with WE going low or after WE going low, the outputs remain in high impedance state.
- \* 15. If CE1 goes high simultaneously with WE going high or before WE going high, the outputs remain in high impedance state.



Note) \$ 16. To control the data retention mode at CE1, fix the input level of CE2 between Vocos and Vocos-0.2V or OV and 0.2V during the data retention mode.



#### Flash Memory Data Protection

Noises having a level exceeding the limit specified in the specification may be generated under specific operating conditions on some systems.

Such noises, when induced onto WE signal or power supply may be interpreted as false commands, causing undesired memory updating.

To protect the data stored in the flash memory against unwanted overwriteing, systems operating with the flash memory should have the following write protect designs, as appropriate:

### 1) Protecting data in specific block

When a lock bit is set, the corresponding block is protected against overwriting. By using the feature, the flash memory space can be divided into the program section and data section. The master lock bit can be used to restrict block bit setting By controlling RP, desired blocks can be locked/unlocked through the software. For further information on setting/resetting block bit and controlling of RP, refer to the specification. (See chapter 4.9.4.10 and 6.2.7.)

### 2) Data protection through Vpp

When the level of Vpp is lower than VPPLK(lockout voltage), write operation on the flash memory is disabled. All blocks are locked and the data in the blocks are completely write protected.

For the lockout voltage, refer to the specifation. (See chapter 4.9 and 6.2.3.)

Data protection during voltage transion

1) Data protection thorough RP

When the  $\overline{RP}$  is kept low during power up and power down sequence, write operation on the flash memory is disabled, write protecting all blocks.

For the details of RP control, refer to the specification. (See chapter 5.6 and 6.2.7.)