


**inmos**<sup>®</sup>

# IMS G178

## High performance CMOS colour look-up table

Designed to be compatible with  
IBM PS/2<sup>1</sup>, VGA graphics systems

Preliminary Data



### FEATURES

- Compatible with the RS170 video standard.
- RGB analogue output, configurable to 6 or 8 bit DAC operation
- 256K or 16M possible colours.
- Composite sync and blank on all three channels
- Pixel rates up to 80MHz.
- Low DAC glitch energy.
- Video signal output into 37.5Ω.
- TTL compatible inputs.
- Microprocessor compatible interface.
- Asynchronous access to all internal registers.
- Single monolithic, high performance CMOS.
- Up to 8 bits per pixel.
- Pixel word mask.
- Single +5V ±10% power supply.
- Low power dissipation, typically 1W at maximum pixel rate.
- 32 pin Plastic LCC package.
- Backward compatible with other members of IMS G17x look-up table family.

### DESCRIPTION

The IMS G178 integrates the functions of a colour look-up table (or colour palette), digital to analogue converters and bi-directional microprocessor interface into a single 32 pin PLCC package.

The device is switchable between 6 or 8 bit DAC operation, so is capable of displaying 256 colours from a total of 262,144 colours in 6 bit mode, or from over 16 million colours in 8 bit mode.

The device is capable of driving a doubly-terminated 75Ω line with no external buffering, and composite sync and blank signals can be generated on all three outputs.

The pixel word mask allows displayed colours to be changed in a single write cycle rather than by modifying the look-up table.

The IMS G178 is software-compatible with the IMS G171 and both software and pin-compatible with the IMS G176 products in 6 bit mode. It replaces TTL/ECL systems and thus gives reduced component cost, board area and power consumption.

<sup>1</sup>IBM and PS/2 are registered trademarks of International Business Machines Corporation

## 5.1 Pin designations

## 5.1.1 Pixel interface

| Signal                          | Pin  | I/O | Signal name   | Description   |
|---------------------------------|------|-----|---------------|---|
| PCLK                            | 14   | I   | Pixel Clock   | The rising edge of the Pixel Clock signal controls the sampling of values on the Pixel Address, sync and blank inputs. The Pixel Clock also controls the progress of these values through the three stage pipeline of the colour look-up table to the analogue outputs. |
| P <sub>0</sub> - P <sub>7</sub> | 6-13 | I   | Pixel Address | The byte wide value sampled on these inputs is masked by the Pixel Mask register and then used as the address into the colour look-up table.  |
| BLANK                           | 20   | I   | Blank         | A low value on this input, when sampled, will cause a colour value of zero to be applied to the inputs of the DACs regardless of the colour value of the current pixel.   |
| SYNC                            | 18   | I   | Sync          | A low value on this input, when sampled, will cause an offset corresponding to 30% of the full-scale value to be removed from the DAC output. A high value, if sampled, will add the offset.  |

## 5.1.2 Analogue interface

| Signal               | Pin         | I/O         | Signal name       | Description   |
|----------------------|-------------|-------------|-------------------|---|
| RED<br>GREEN<br>BLUE | 2<br>3<br>4 | O<br>O<br>O |                   | These signals are the outputs of the 6/8 bit DACs. Each DAC is composed of a number of current sources whose outputs are summed. The number of current sources active is controlled by the 6/8 bit binary value generated by the look-up table. |
| IREF                 | 5           | I           | Reference current | The reference current drawn from AVDD via the IREF pin determines the current sourced by each of the current sources in the DACs.   |

## 5.1.3 Microprocessor interface

| Signal                            | Pin   | I/O | Signal name     | Description   |
|-----------------------------------|-------|-----|-----------------|---|
| WR                                | 29    | I   | Write enable    | The Read Enable and Write Enable signals control the timing of read and write operations on the microprocessor interface.   |
| $\overline{RD}$                   | 19    | I   | Read enable     | All operations on the microprocessor interface can take place asynchronously to the pixel stream being processed by the colour look-up table. Various minimum periods between operations are specified (in terms of Pixel Clock) to allow this asynchronous behaviour.<br><br>The Read and Write Enable signals should not be asserted at the same time.  |
| RS <sub>0</sub> , RS <sub>1</sub> | 30,31 | I   | Register select | The values on these inputs are sampled on the falling edge of the active enable signal ( $\overline{RD}$ or $\overline{WR}$ ). They specify which one of the internal registers is to be accessed. See Internal Register description for the function of these registers.   |
| D <sub>0</sub> – D <sub>7</sub>   | 21–28 | I/O | Program Data    | Data is transferred between the 8 bit wide Program Data bus and the registers within the IMS G178 under control of the active enable signal ( $\overline{RD}$ or $\overline{WR}$ ).<br><br>In a write cycle the rising edge of $\overline{WR}$ validates the data on the program data bus and causes it to be written to the register selected.<br><br>The rising edge of the $\overline{RD}$ signal signifies the end of a read cycle, after which the program data bus will cease to carry the contents of the register selected and will go to a high impedance state. |
| 8/ $\overline{6}$                 | 15    | I   | 8/6 mode select | When this pin is held high the part operates in 8 bit mode and when held low the part operates in 6 bit mode.   |

## 5.1.4 Power supply

| Signal | Pin | Signal name     | Description  |
|--------|-----|-----------------|--|
| VDD    | 17  | Digital supply  | Digital and analogue power to the G178 is supplied on separate pins to provide maximum noise immunity.<br>Digital logic is supplied via VDD. |
| AVDD   | 32  | Analogue supply | Analogue circuitry, including DACs and reference circuits, is supplied through the AVDD pin  |
| VSS    | 16  | Ground          |  |

## 5.1.5 Internal registers

| RS <sub>1</sub> | RS <sub>0</sub> | Size (bits) | Register name        | Description   |
|-----------------|-----------------|-------------|----------------------|---|
| 0               | 0               | 8           | Address (write mode) | <p>There is a single Address register within the IMS G178. This register can be accessed through either register select 0,0 or register select 1,1</p> <p>Writing a value to address 0,0 performs the following operations which would normally precede writing one or more new colour definitions to the colour look-up table:</p> <p>a) Specifies an address within the colour look-up table.<br/>b) Initialises the Colour Value register.</p>   |
| 1               | 1               | 8           | Address (read mode)  | <p>Writing a value to address 1,1 performs the following operations which would normally precede reading one or more colour definitions from the colour look-up table:</p> <p>a) Specifies an address within the the colour look-up table.<br/>b) Loads the Colour Value register with the contents of the location in the colour look-up table addressed and then increments the Address register.</p> <p>A read from address 0,0 is identical to a read from 1,1.</p>   |
| 0               | 1               | 24          | Colour Value         | <p>The Colour Value register is internally a 24 bit wide register used as a buffer between the microprocessor interface and the colour look-up table. A value can be read from or written to this register by a sequence of three byte transfers at this address. When writing in 6 bit mode, only the least significant six bits (D<sub>0</sub> – D<sub>5</sub>) are used. When operating in 8 bit mode the full 8 bit word is used for reading and writing, with D<sub>7</sub> being the most significant bit. The sequence of data transfer in both modes is red first, green second and blue last.</p> <p>After writing three values to this register its contents are written to the location in the colour look-up specified by the Address register. The Address register then increments.</p> <p>After reading three values from this register the contents of the location in the colour look-up table specified by the Address register are copied into the Colour Value register. The Address register then increments.</p> <p>Each transfer between the Colour Value register and the colour look-up table replaces the normal pixel mapping operations of the IMS G178 for a single pixel.</p> |
| 1               | 0               | 8           | Pixel Mask           | <p>The Pixel Mask register can be used to mask selected bits of the Pixel Address value applied to the Pixel Address Inputs (P<sub>0</sub>–P<sub>7</sub>). A one in a position in the mask register leaves the corresponding bit in the Pixel Address unaltered, a zero setting that bit to zero. The Pixel Mask register does not affect the Address generated by the Microprocessor Interface when the look-up table is being accessed via that interface.</p>  |

## 5.2 Device description

The IMS G178 is intended for use as the output stage of raster scan video systems. It contains a high speed random access store (or look-up table) of  $256 \times 24$  bit words, three 8 bit high speed DACs, a microprocessor interface and a pixel word mask. In addition, the part can be configured, through the use of the  $8/\bar{6}$  pin to operate in a restricted 6 bit mode and emulate the function of the IMS G171 and IMS G176. In this mode only 18 bits of the 24 bit colour table are used and the DACs are restricted to 6 bit resolution.

An 8 bit value read in on the Pixel Address inputs is used as a read address for the look-up table and results in an 18/24 bit data word being output from the table. This data is partitioned as three fields of 6/8 bits, each field being applied to the inputs of one DAC.

Pixel rates of up to 80 MHz are achieved by pipelining the memory access over three clock periods.

An externally generated blank signal can be input to the IMS G178. This signal acts on all three of the analogue outputs. The  $\overline{\text{BLANK}}$  signal is delayed internally so that it appears at the analogue outputs with the correct relationship to the pixel stream.

An externally generated sync signal may also be supplied to the IMS G178 on the  $\overline{\text{SYNC}}$  pin. This can be used to generate composite video sync on all three of the DAC outputs.

The contents of the look-up table can be accessed via an 8 bit wide microprocessor interface. The use of an internal synchronising circuit allows colour value accesses to be totally asynchronous to the video path.

A pixel word mask is included to allow the incoming pixel address to be masked. This permits rapid changes to the effective contents of the colour look-up table to facilitate such operations as animation, overlays and flashing objects. Operations on the contents of the mask register can also be totally asynchronous to the pixel stream.




Figure 5.1 Typical IMS G178 application

5.2.1 Video path

P<sub>0</sub> – P<sub>7</sub>,  $\overline{\text{BLANK}}$  and  $\overline{\text{SYNC}}$  inputs are sampled on the rising edge of PCLK, their effect appears at the analogue outputs after three further rising edges of PCLK.




Figure 5.2

5.2.2 Analogue outputs


The outputs of the DACs are designed to be capable of producing 1.0 volt peak white amplitude (conforming to the RS170 standard) with an IREF of 8.88 mA when driving a doubly terminated 75Ω load. This corresponds to an effective DAC output load (R<sub>EFFECTIVE</sub>) of 37.5Ω.

The  $\overline{\text{BLANK}}$  and  $\overline{\text{SYNC}}$  inputs to the IMS G178 act on all three of the analogue outputs. When the  $\overline{\text{BLANK}}$  input is low a binary zero is applied to the inputs of the DACs. When  $\overline{\text{SYNC}}$  is low the sync pedestal is removed from the DAC output.

The IMS G178 internally compensates for the switch between 6 and 8 bit operation; therefore the expressions for calculating the full white component and the sync component (if used) of the video signal in both modes are as follows:

$$V_{\text{WHITE}} = 2.058 \times I_{\text{REF}} \times R_{\text{EFFECTIVE}}$$

$$V_{\text{SYNC}} = 0.878 \times I_{\text{REF}} \times R_{\text{EFFECTIVE}}$$



### 5.2.3 Microprocessor interface

Below are listed the three microprocessor interface registers within the IMS G178 and the four locations through which they can be accessed:

| RS <sub>1</sub> | RS <sub>0</sub> | Register name        |
|-----------------|-----------------|----------------------|
| 0               | 0               | Address (write mode) |
| 1               | 1               | Address (read mode)  |
| 0               | 1               | Colour Value         |
| 1               | 0               | Pixel Mask           |

The contents of the colour look-up table can be accessed via the Colour Value register and the Address register.

#### Writing to the look-up table

To set a new colour definition a value specifying a location in the colour look-up table is first written to the write mode Address register. The values for the red, green and blue intensities are then written in succession to the Colour Value register. After the blue data is written to the Colour Value register the new colour definition is transferred to the colour look-up table and the Address register is automatically incremented.

As the Address register increments after each new colour definition has been transferred from the Colour Value register to the colour look-up table, it is simple to write a set of consecutive locations with new colour definitions. First the start address of the set of locations is written to the write mode Address register; then the colour definitions for each location are written sequentially to the Colour Value register.

#### Reading from the look-up table

To read a colour definition a value specifying the location in the look-up table to be read is written to the read mode Address register. After this value has been written, the contents of the location specified are copied to the Colour Value register and the Address register is then automatically incremented.

The red, green and blue intensity values can be read by a sequence of three reads from the Colour Value register. After the blue value has been read the location in the look-up table currently specified by the Address register is copied to the Colour Value register and the Address register is again incremented automatically.

Thus a set of colour definitions in consecutive locations can be read simply by writing the start address of the set to the read mode Address register and then sequentially reading the colour definitions for each location in the set.

Whenever the Address register is updated any unfinished colour definition read or write is aborted and a new one may begin.

#### Asynchronous microprocessor interface access

Accesses to all registers may occur without reference to the high speed timing of the pixel stream being processed by the IMS G178. Data transfers between the look-up table and the Colour Value register and modifications to the Pixel Mask register are synchronized to PCLK by internal logic. This is done in the period between the microprocessor interface accesses. Thus, various minimum periods are specified between microprocessor interface accesses to allow for the appropriate transfers to take place.

#### The Pixel Mask register

The pixel address used to access the colour look-up table through the pixel interface is the result of the bitwise ANDing of the incoming pixel address and the contents of the Pixel Mask register. This pixel masking process can be used to alter the displayed colours without altering the video memory or the look-up table contents. Thus, by partitioning the colour definitions by one or more bits in the pixel address such effects as rapid animation, overlays and flashing objects can be produced.

The Pixel Mask register is completely independent of the Address and Colour Value registers.

### 5.3 Electrical specifications

#### 5.3.1 Absolute maximum ratings \*

| Symbol   | Parameter                            | Min. | Max.    | Units | Notes |
|----------|--------------------------------------|------|---------|-------|-------|
| VDD/AVDD | DC supply voltage                    |      | 7.0     | V     |       |
|          | Voltage on input and output pins     | -1.0 | VDD+0.5 | V     |       |
| TS       | Storage temperature (ambient)        | -65  | 150     | °C    |       |
| TA       | Ambient temperature under bias       | -40  | 85      | °C    |       |
| PDmax    | Power dissipation                    |      | 1.5     | W     |       |
|          | Reference current                    | -15  |         | mA    |       |
|          | Analogue output current (per output) |      | 45      | mA    |       |
|          | DC digital output current            |      | 25      | mA    |       |

\* Stresses greater than those listed under 'Absolute maximum ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### 5.3.2 DC operating conditions

| Symbol   | Parameter                     | Min. | Typ. | Max.    | Units | Notes (1) |
|----------|-------------------------------|------|------|---------|-------|-----------|
| VDD/AVDD | Positive supply voltage       | 4.5  | 5.0  | 5.5     | V     | 2,3       |
| GND      | VSS                           |      | 0    |         | V     |           |
| VIH      | Input logic '1' voltage       | 2.0  |      | VDD+0.5 | V     | 3         |
| VIL      | Input logic '0' voltage       | -0.5 |      | 0.8     | V     | 4         |
| TA       | Ambient operating temperature | 0    |      | 70      | °C    | 5         |
| IREF     | Reference current             | -7.0 |      | -10     | mA    | 6         |

#### Notes

- All voltages are with respect to GND unless specified otherwise.
- This parameter allows for a range of fixed power supply voltages to be used; it does not imply that the supply voltage should be allowed to vary dynamically within these limits.
- These voltage ranges apply equally for AVDD and VDD. (N.B. VDD must = AVDD)
- VIL(min) = -1.0V for a pulse width not exceeding 25% of the duty cycle (tCHCH) or 10ns, whichever is the smaller value.
- With a 400 linear ft/min transverse air flow.
- Reference currents below the minimum specified may cause the analogue outputs to become invalid.

#### DC electrical characteristics

| Symbol | Parameter                         | Min.  | Max. | Units | Notes (1,2,3)  |
|--------|-----------------------------------|-------|------|-------|----------------|
| IDD    | Average power supply current      |       | 265  | mA    | 4, IMS G178-80 |
| IDD    | Average power supply current      |       | 230  | mA    | 4, IMS G178-65 |
| IDD    | Average power supply current      |       | 215  | mA    | 4, IMS G178-50 |
| IDD    | Average power supply current      |       | 205  | mA    | 4, IMS G178-40 |
| VREF   | Voltage at IREF input             | VDD-3 | VDD  | V     | 5              |
| IIN    | Digital input current (any input) |       | ±10  | µA    | 6,7            |
| IOZ    | Off state digital output current  |       | ±50  | µA    | 6,8            |
| VOH    | Output logic '1'                  | 2.4   |      | V     | IO = -5mA      |
| VOL    | Output logic '0'                  |       | 0.4  | V     | IO = 5mA       |



T-52-33-09

- 1 All voltages are with respect to GND unless specified otherwise.
- 2 The Pixel Clock frequency must be stable for a period of at least 20 $\mu$ s after power-up (or after change in a Pixel Clock frequency) before proper device operation is guaranteed.
- 3 Over the range of the DC operating conditions unless specified otherwise.
- 4 IO = IO(max). IDD is dependent on digital output loading and cycle rate, the specified values are obtained with the outputs unloaded and at the maximum rated Pixel Clock frequency.
- 5 These voltage ranges apply equally for AVDD and VDD. (N.B. VDD must = AVDD)
- 6 VDD = max, GND  $\leq$  VIN  $\leq$  VDD.
- 7 On digital inputs, pins 6-14, 19, 20, 29-31.
- 8 On digital input/output, pins 21-28.

### 5.3.3 DAC characteristics

| Symbol  | Parameter                    | Min. | Typ. | Max.      | Units | Notes (1,2,3)      |
|---------|------------------------------|------|------|-----------|-------|--------------------|
|         | Resolution                   | 6    |      | 8         | bits  | depending on mode  |
| VO(max) | Output voltage               |      |      | 1.5       | V     | IO $\leq$ 10mA     |
| IO(max) | Output current               |      |      | -29.5     | mA    | VO $\leq$ 1V       |
|         | Full scale error             |      |      | $\pm 5$   | %     | 4                  |
|         | SYNC pedestal error          |      |      | $\pm 10$  | %     |                    |
|         | DAC to DAC correlation error |      |      | $\pm 2.5$ | %     | 5                  |
|         | Integral linearity error     |      |      | $\pm 0.5$ | LSB   | 6, 6 bit mode      |
|         | Integral linearity error     |      |      | $\pm 1$   | LSB   | 6, 8 bit mode      |
|         | Rise time (10% to 90%)       |      |      | 6         | ns    | 7, IMS G178-65/80  |
|         | Rise time (10% to 90%)       |      |      | 8         | ns    | 7, IMS G178-40/50  |
|         | Full scale settling time     |      |      | 12.5      | ns    | 7,8,9, IMS G178-80 |
|         | Full scale settling time     |      |      | 15.3      | ns    | 7,8,9, IMS G178-65 |
|         | Full scale settling time     |      |      | 20        | ns    | 7,8,9, IMS G178-50 |
|         | Full scale settling time     |      |      | 25        | ns    | 7,8,9, IMS G178-40 |
|         | Glitch energy                |      | 75   |           | pVsec | 7,9                |

#### Notes

- 1 All voltages are with respect to GND unless specified otherwise.
- 2 The Pixel Clock frequency must be stable for a period of at least 20 $\mu$ s after power-up (or after change in a Pixel Clock frequency) before proper device operation is guaranteed.
- 3 Tested over the operating temperature range and at nominal supply voltage with IREF = -8.88mA.
- 4 Full scale error from the value predicted by the design equations (Sync off).
- 5 About the mid point of the distribution of the three DACs measured at full scale deflection (Sync off).
- 6 Linearity measured from the best fit line through the DAC characteristic. Monotonicity guaranteed (Sync off).
- 7 Load = 37.5 $\Omega$  + 30pF with IREF = -8.88mA
- 8 From a 2% change in the output voltage until settling to within 2% of the final value.
- 9 This parameter is sampled, not 100% tested.

## 5.3.4 AC test conditions

|  |                |
|--|----------------|
| Input pulse levels                             | GND to 3V      |
| Typical input rise and fall times (10% to 90%) | 3ns            |
| Digital input timing reference level           | 1.5V           |
| Digital output timing reference level          | 0.8V and 2.4V  |
| Digital output load                            | see figure 5.3 |




Figure 5.3 Digital output load

## 5.3.5 Capacitance

| Symbol | Parameter       | Min. | Max. | Units | Notes (1,2) |
|--------|-----------------|------|------|-------|-------------|
| CI     | Digital input   |      | 7    | pF    |             |
| CO     | Digital output  |      | 7    | pF    | 3           |
| COA    | Analogue output |      | 10   | pF    | 4           |

## Notes

- 1 These parameters are sampled, not 100% tested.
- 2 Measured on a BOONTON METER.
- 3  $\overline{RD} \geq V_{IH}(\text{min})$  to disable  $D_0 - D_7$ .
- 4  $\overline{BLANK} \leq V_{IL}(\text{max})$  to disable RED, GREEN and BLUE.

5.3.6 Video operation (Figure 5.4)

| Symbol             | Parameter                 | 40MHz | 50MHz | 65MHz | 80MHz | All   | Units | Notes |
|--------------------|---------------------------|-------|-------|-------|-------|-------|-------|-------|
|                    |                           | Min   | Min   | Min   | Min   | Max   |       |       |
| t <sub>CHCH</sub>  | PCLK period               | 25    | 20    | 15.3  | 12.5  | 10000 | ns    |       |
| Δt <sub>CHCH</sub> | PCLK jitter               |       |       |       |       | ±2.5  | %     | 1     |
| t <sub>CLCH</sub>  | PCLK width low            | 9     | 6     | 5     | 5     | 10000 | ns    |       |
| t <sub>CHCL</sub>  | PCLK width high           | 7     | 6     | 5     | 5     | 10000 | ns    |       |
| t <sub>PVCH</sub>  | Pixel address set-up time | 5     | 4     | 3     | 3     |       | ns    | 2     |
| t <sub>CHPX</sub>  | Pixel address hold time   | 5     | 4     | 3     | 3     |       | ns    | 2     |
| t <sub>BVCH</sub>  | BLANK setup time          | 5     | 4     | 3     | 3     |       | ns    |       |
| t <sub>CHBX</sub>  | BLANK hold time           | 5     | 4     | 3     | 3     |       | ns    |       |
| t <sub>SVCH</sub>  | SYNC setup time           | 5     | 4     | 3     | 3     |       | ns    |       |
| t <sub>CHSX</sub>  | SYNC hold time            | 5     | 4     | 3     | 3     |       | ns    |       |
| t <sub>CHAV</sub>  | PCLK to valid DAC output  | 5     | 5     | 5     | 5     | 30    | ns    | 3     |
| Δt <sub>CHAV</sub> | Differential output delay |       |       |       |       | 2     | ns    | 4     |
|                    |                           |       |       |       |       | 50    | ns    |       |

Notes

- 1 This parameter allows for variation in the Pixel Clock frequency, but does not permit the Pixel Clock period to vary outside the minimum and maximum values for Pixel Clock (t<sub>CHCH</sub>) period specified above.
- 2 It is required that the Pixel Address input to the colour look-up table be set up as a valid logic level with the appropriate setup and hold times to each rising edge of PCLK (this requirement must be met during the blanking period).
- 3 A valid analogue output is defined as when the changing analogue signal is half way between its successive values. This parameter is stable with time but can vary between different devices and may vary with different DC operating conditions.
- 4 Between different analogue outputs on the same device.




Figure 5.4 Video operation

## 5.3.7 Microprocessor interface operation

| Symbol | Parameter                         | All | 40 MHz                       | 50 MHz | 65 MHz | 80 MHz | Units | Notes |
|--------|-----------------------------------|-----|------------------------------|--------|--------|--------|-------|-------|
|        |                                   | Max | Min                          | Min    | Min    | Min    |       |       |
| tWLWH  | $\overline{WR}$ pulse width low   |     | 50                           | 50     | 50     | 50     | ns    |       |
| tRLRH  | $\overline{RD}$ pulse width low   |     | 50                           | 50     | 50     | 50     | ns    |       |
| tSVWL  | Register select setup time        |     | 15                           | 10     | 10     | 10     | ns    |       |
| tSVRL  | Register select setup time        |     | 15                           | 10     | 10     | 10     | ns    |       |
| tWLSX  | Register select hold time         |     | 15                           | 10     | 10     | 10     | ns    |       |
| tRLSX  | Register select hold time         |     | 15                           | 10     | 10     | 10     | ns    |       |
| tDVWH  | Write data setup time             |     | 15                           | 10     | 10     | 10     | ns    |       |
| tWHDX  | Write data hold time              |     | 15                           | 10     | 10     | 10     | ns    |       |
| tRLQX  | Output turn-on delay              |     | 5                            | 5      | 5      | 5      | ns    |       |
| tRLQV  | Read enable access time           | 40  |                              |        |        |        | ns    |       |
| tRHOX  | Output hold time                  |     | 5                            | 5      | 5      | 5      | ns    |       |
| tRHOZ  | Output turn-off delay             | 20  |                              |        |        |        | ns    | 1     |
| tWHWL1 | Successive write interval         |     | 4 × t <sub>CHCH</sub> + 30ns |        |        |        | ns    | 2     |
| tWHRL1 | Write followed by read interval   |     |                              |        |        |        |       |       |
| tRHRL1 | Successive read interval          |     | 6 × t <sub>CHCH</sub> + 40ns |        |        |        | ns    | 2     |
| tRHWL1 | Read followed by write interval   |     |                              |        |        |        |       |       |
| tWHWL2 | Write after colour write          |     | 6 × t <sub>CHCH</sub> + 40ns |        |        |        | ns    | 2     |
| tWHRL2 | Read after colour write           |     |                              |        |        |        |       |       |
| tRHWL2 | Write after colour read           |     | 6 × t <sub>CHCH</sub> + 40ns |        |        |        | ns    | 2,3   |
| tRHRL2 | Read after colour read            |     |                              |        |        |        |       |       |
| tWHRL3 | Read after read address write     |     | 6 × t <sub>CHCH</sub> + 40ns |        |        |        | ns    | 2,3   |
| tCYC   | Write/Read cycle time             |     |                              |        |        |        |       |       |
|        | Write/Read enable transition time | 50  |                              |        |        |        | ns    |       |

## Notes

- 1 Measured  $\pm 200\text{mV}$  from steady output voltage.
- 2 This parameter allows for synchronisation between operations on the microprocessor interface and the pixel stream being processed by the colour look-up table.
- 3 From the rising edge of Read or Write pulse to the rising edge of the next Read or Write pulse.

Operations on the microprocessor port are internally synchronised to the pixel clock in the periods between cycles. This is the reason for the time between cycles on the microprocessor port being specified in terms of pixel clock periods.

In the case of the IMS G178 the minimum cycle time for all accesses (defined as the period between successive rising edges of the read or write strobe) is  $6 \times t_{\text{CHCH}} + 40\text{ns}$ .

For example, in the case of a 25MHz system the pixel clock period ( $t_{\text{CHCH}}$ ) would be 40ns and the minimum cycle time for accesses on the microprocessor port is:

$$6 \times 40\text{ns} + 40\text{ns} = 280\text{ns}$$




Figure 5.5 Write/Read cycle time




Figure 5.6 Basic read/write cycles




Figure 5.7 Write to pixel mask register followed by any access




Figure 5.8 Read from register followed by any access




Figure 5.9 Colour value read followed by any read




Figure 5.10 Colour value read followed by any write




Figure 5.11 Colour value write followed by any read






Figure 5.12 Colour value write followed by any write



Note 1: The timing for reading from address 0,0 is identical to that for reading from address 1,1.

Figure 5.13 Write and read back address register (read mode)



Note 1: The time for reading from address 0,0 is identical to that for reading from address 1,1.

Figure 5.14 Read colour value then read the address register (read mode)

## 5.4 Designing with the IMS G178

### 5.4.1 Board layout — general

The IMS G178 is a high speed CMOS device. As such it has relatively low DC power requirements. However, CMOS devices may draw large transient currents from the power supply. To supply the transient currents present in high speed video circuitry it is essential that proper consideration is given to board layout and decoupling circuitry when using the IMS G178. A four layer board with separate power and ground planes is strongly recommended, since this will minimise differential noise and impedance in the supply.

### 5.4.2 Power supply decoupling

The DACs in the IMS G178 are referenced to the positive power supply, so are fairly insensitive to ground supply noise. To minimise the coupling of digital noise from the digital sections of the IMS G178, independent analogue and digital +5V supplies (AVDD and VDD respectively) are provided.

It is further recommended that a high-frequency capacitor of around 100nF (preferably a chip capacitor) should be placed as close as possible to the package between these supplies and VSS. A large tantalum capacitor (between 22 $\mu$ F and 47 $\mu$ F) should also be placed in parallel with this high-frequency capacitor.

In cases where the main digital supply on the graphics board is too noisy to achieve a satisfactory analogue output from the G178 DACs, a separate decoupled supply may be created just for the G178. An inductor may be used to decouple this supply to the main board supply. This forms a low pass filter rejecting high frequency noise components present on the main board supply.

### 5.4.3 Analogue output — line driving

The DACs in the IMS G178 are made from summed, switched current sources. IREF sets the current sourced by each current source, the digital input to each DAC determines how many current sources are active. The load resistance between the DAC output and VSS determines the voltage produced by each DAC.

The connection between the DAC outputs of the IMS G178 and the RGB inputs of the monitor it is driving should be regarded as a transmission line. Impedance changes along the transmission line will result in the reflection of part of the video signal back along the transmission line. These reflections may result in a degradation of the picture displayed by the monitor. To ensure good fidelity, RF techniques should be observed. The PCB trace connecting the IMS G178 to the off-board connector should be sized so as to form a transmission line of the correct impedance. Correctly matched RF connectors should be used to connect the PCB to the coaxial cable, and from the cable to the monitor being driven.

Two methods of DAC termination and their relative merits are described here.

#### Double termination

A load resistor is placed at both the DAC output and the monitor input. The resistor values should be equal to the characteristic impedance of the line.

Double termination of the DAC output allows both ends of the transmission line between the DAC outputs and the monitor inputs to be correctly matched, and thus should result in an ideal reflection free system.

This arrangement is relatively tolerant to variations in transmission line impedance (e.g. a mismatched connector) since no reflections occur from either end of the line.

Also the rise time of the DAC outputs is dependent on the RC time constant of the load it is driving. Thus a double terminated DAC output will rise faster than any singly terminated output.






Figure 5.15 Double termination

#### Buffered signal

If the IMS G178 is required to drive large capacitive loads (for instance long lossy cable runs) it may be necessary to buffer the DAC outputs. The buffer will have a relatively high input impedance. The connection between the DAC outputs and the buffer inputs should be considered as a transmission line. The buffer output will have a relatively low impedance so should be matched to the transmission line between it and the monitor with a series terminating resistor. The transmission line should be terminated at the monitor.




Figure 5.16 Buffered signal

#### 5.4.4 Analogue output — protection

CMOS devices are susceptible to damage from high electrostatic voltages. Normal antistatic precautions should be observed when handling the IMS G178 during system manufacture.

Once assembled into a system devices are much less exposed to static damage. However, if the analogue outputs of the IMS G178 are made available at connectors outside the graphic system they are still exposed to static damage and other hazardous voltages. Protection diodes (e.g. IN4148 or any low cost silicon diode) should be considered at this exposed interface (see figure 5.18).

#### 5.4.5 Digital input termination

The PCB trace lines between the outputs of the TTL devices driving the IMS G178 and the input to the IMS G178 have a low impedance source and are terminated with a high impedance. They behave like low impedance transmission lines, so signal transitions will be reflected from the high impedance input of the IMS G178. Similarly signal transitions will be inverted and reflected from the low impedance TTL output. To reduce or eliminate the ringing and in particular the undershoot that reflections cause, line termination is recommended. The termination may either be series or parallel.

The recommended technique is to use series termination. Series termination has the advantage of drawing no DC current and using fewer components. Series termination is accomplished by placing a resistor in series with the signal line at the output of the TTL driver. This matches the TTL output impedance to that of the transmission line and so ensures that any signal incident on the TTL output is not reflected.

Some experimentation will have to be done to find the proper value to use for the series termination to minimize reflections, but generally a value around  $100\Omega$  will be required. Because each design will result in a different signal impedance, a resistor of a predetermined value may not properly match the signal path impedance. The proper value of resistance should therefore be found empirically.

### 5.4.6 Current reference — design

To ensure that the output current of the DACs is predictable and stable with temperature variations an active current reference is recommended. Figure 5.17 shows four designs of current reference.

Figure 5.17d shows the use of the LM334 precision current source as a current reference. It is shown in its temperature compensated configuration. The reference current is set by a single resistor ( $15\Omega$  in this case) and is independent of the value of power supply voltage.

Figures 5.17a–c are similar circuits. Each circuit uses three resistors and the power supply voltage to set the reference current  $I_{REF}$  through a transistor. In circuit 5.17b and c the thermal variations in the base emitter voltage of the transistor are compensated by the use of a forward biased diode (a transistor acting as a diode in the case of circuit 5.17c).




Figure 5.17

### 5.4.7 Current reference — decoupling

The DACs in the IMS G178 are made from switched current sources which are based around a current mirror. The total current output by each DAC is determined by the number of active current sources and the reference current  $I_{REF}$ .

As long as any supply variations are minor, or a suitably high quality current reference is used which tracks the variations, then no coupling capacitor need be used.

However, voltage variations on the supply not managed by the current reference circuit will result in variations in the DAC output current. If the bandwidth of the current reference circuit is not sufficient to track these supply variations it is recommended that a coupling capacitor ( $47\mu\text{F}$  to  $100\mu\text{F}$ ) in parallel with a high-frequency capacitor of  $100\text{nF}$  should be used to couple the  $I_{REF}$  input to  $AVDD$ . This will enable the current reference to track both low and high frequency variations in the supply.




Figure 5.18 Suggested circuit

5.5 Package specifications

5.5.1 32 pin plastic leaded-chip-carrier package




Figure 5.19 IMS G178 32 pin PLCC J-bend package pinout




Figure 5.20 32 pin PLCC J-bend package dimensions

| DIM | Millimetres |        | Inches |        | Notes |
|-----|-------------|--------|--------|--------|-------|
|     | NOM         | TOL    | NOM    | TOL    |       |
| A   | 14.986      | ±0.127 | 0.590  | ±0.005 |       |
| B   | 13.970      | ±0.076 | 0.550  | ±0.003 |       |
| C   | 12.450      | ±0.127 | 0.490  | ±0.005 |       |
| D   | 11.430      | ±0.076 | 0.450  | ±0.003 |       |
| F   | 1.143       |        | 0.045  |        |       |
| G   | 2.794       |        | 0.110  |        |       |
| H   | 3.454       | ±0.127 | 0.136  | ±0.005 |       |
| J   | 10.541      | ±0.254 | 0.415  | ±0.010 |       |
| K   | 13.081      | ±0.254 | 0.515  | ±0.010 |       |
| L   | 0.432       |        | 0.017  |        |       |
| M   | 1.270       |        | 0.050  |        |       |

Table 5.1 32 pin PLCC J-bend package dimensions

5.5.2 Ordering information

| Device   | Clock rate | Package     | Part number  |
|----------|------------|-------------|--------------|
| IMS G178 | 40 MHz     | Plastic LCC | IMS G178J-40 |
| IMS G178 | 50 MHz     | Plastic LCC | IMS G178J-50 |
| IMS G178 | 65 MHz     | Plastic LCC | IMS G178J-65 |
| IMS G178 | 80 MHz     | Plastic LCC | IMS G178J-80 |

Note: IMS G178J units can be supplied mounted on tape and reel.