

CMOS 8-bit Single Chip Microcomputer

Description


The CXP888P60 is a CMOS 8-bit micro-computer which consists of A/D converter, serial interface, timer/counter, time base timer, high precision timing pattern generation circuits, PWM output, VISS/VASS circuit, 32kHz timer/counter, remote control receiving circuit, VSYNC separator and the measurement circuit which measure signals of capstan FG amplifier and drum FG/PG amplifier and other servo systems, as well as basic configurations like 8-bit CPU, PROM, RAM and I/O port. They are integrated into a single chip.

Also, CXP888P60 provides sleep/stop function which enables to lower power consumption.

The CXP888P60 is the PROM-incorporated version of the CXP88860 with built-in mask ROM. This provides the additional feature of being able to write directly into the program. Thus, it is most suitable for evaluation use during system development and for small-quantity production.

Features


- A wide instruction set (213 instructions) which cover various types of data
 - 16-bit arithmetic/multiplication and division/boolean bit operation instructions
 - Minimum instruction cycle 250ns at 16MHz operation
122μs at 32kHz operation
 - Incorporated PROM capacity 60K bytes
 - Incorporated RAM capacity 1600 bytes (including PPG RAM)
 - Peripheral function
 - A/D converter 8 bits, 8 channels, successive approximation system
(Conversion time of 20μs/16MHz)
 - Serial interface Incorporated 8-bit, 8-stage FIFO for data
(Auto transfer for 1 to 8 bytes), 1 channel
 - Timer 8-bit clock sync type, 1 channel
8-bit timer/counter, 2 channels
19-bit time base timer
32kHz timer/counter
 - High precision timing pattern generation PPG 19 pins 32-stage programmable circuit
RTG 5 pins, 1 channel
 - PWM/DA gate output 5-bit, 8-satge FIFO (RECCTL control), 1channel
12 bits, 2 channels (Repetitive frequency 62.5kHz/16MHz)
 - Analog signal input circuit DA gate pulse output, 13 bits, 2 channels
Capstan FG amplifier circuit
Drum FG amplifier circuit
Drum PG amplifier circuit
PBCTL amplifier circuit
Recording current control circuit
Capstan FG, Drum FG/PG, CTL input
 - CTL write/rewrite circuit Incorporated 26-bit and 8-stage FIFO
 - Servo input control 14-bit, 1 channel
 - VSYNC separator Pulse duty auto detection circuit
 - FRC capture unit 32kHz oscillation circuit, ultra-low speed instruction mode
 - PWM output 8-bit pulse measurement counter, 6-stage FIFO
 - VISS/VASS circuit PPG 1 pin, output 8 pins
 - 32kHz timer/event counter
 - Remote control reception circuit
 - Tri-state output
 - Pseudo HSYNC output function
 - High speed head switching circuit
 - Interruption 20 factors, 15 vectors, multi-interruption possible
 - Standby mode SLEEP/STOP
 - Package 100-pin plastic QFP




Structure

Silicon gate CMOS IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.



Block Diagram

Pin Assignment (Top View)

- Note)**
1. Vpp (Pin 90) is always connected to VDD.
 2. VDD (Pins 61 and 89) are both connected to VDD.
 3. Vss (Pins 41 and 88) are both connected to GND.
 4. MP (Pin 39) must be connected to GND.

Pin Description




Symbol	I/O	Description	
PA0/PPO0 /HGO	Output/Real-time output/Output	(Port A) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. (8 pins)	Pseudo HSYNC output pin.
PA1/PPO1 to PA7/PPO7	Output/ Real-time output	(Port B) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. Tri-state control is possible. (8 pins)	Programmable pattern generator (PPG) output. Functions as high precision real-time pulse output port. (19 pins) PA0 can be tri-state controlled with PPG.
PC0/PPO16 to PC2/PPO18	I/O/ Real-time output	(Port C) 8-bit I/O port. I/O can be set in a unit of single bits. Data is gated with PPO or RT contents by OR-gate and they are output. (8 pins)	Real-time pulse generator (RTG) output. Functions as high precision real-time pulse output port. (5 pins)
PD0/ <u>INT1/NMI</u>	I/O/Input/Input	(Port D) 8-bit I/O port. I/O can be set in a unit of single bits. (8 pins)	Input pin to request external interruption and non-maskable interruption.
PD1/RMC	I/O/Input		Remote control receiving circuit input pin.
PD2/ <u>PWM</u>	I/O/Output		14-bit PWM output pin.
PD3 /TO DDO/ADJ SRVO	I/O/Output/Output/ Output/Output		Timer/counter, CTL duty detector, 32kHz oscillation adjustment and servo amplifier output pin.
PD4/ <u>CS0</u>	I/O/Input		Serial chip select (CH0) input pin.
PD5/ <u>SCK0</u>	I/O/I/O		Serial clock (CH0) I/O pin.
PD6/SO0	I/O/Output		Serial data (CH0) output pin.
PD7/SI0	I/O/Input		Serial data (CH0) input pin.
PE0/ <u>SCK1</u>	Output/I/O		Serial clock (CH1) I/O pin
PE1/SO1	Output/Output	(Port E) 8-bit port. Bits 2, 3, 4 and 5 are for inputs; bits 0, 1, 6 and 7 are for outputs. (8 pins)	Serial data (CH1) output pin
PE2/SI1	Input/Input		Serial data (CH1) input pin
PE3/SYNC	Input/Input		Composite sync signal input pin.
PE4/EXI0	Input/Input		External input pin for FRC capture unit. (2 pins)
PE5/EXI1	Input/Input		
PE6/PWM0/ DAA0	Output/Output		PWM output pin. (2 pins)
PE7/PWM1/ DAA1	Output/Output		DA gate pulse output pin. (2 pins)

Description	I/O	Description	
AN0/ANOUT	Input/Output		Analog circuit internal waveform output pin.
AN1 to AN3	Input		
PF0/AN4 to PF3/AN7	Input/Input	(Port F) Lower 4 bits are for inputs; upper 4 bits are for outputs. Lower 4 bits are standby release input pins. (8 pins)	Analog input pin for A/D converter. (14 pins)
PF4/AN8 to PF7/AN11	Output/Input		
PG0/AN12 PG1/AN13	Input/Input	(Port G) 2-bit input port. (2 pins)	
PH0 to PH7	Output	(Port H) 8-bit output port; N-ch open drain output of medium drive voltage (12V) and large current (12mA). (8 pins)	
PI0/INT0/ ENV-DET	I/O/Input	(Port I) 8-bit I/O port. I/O can be set in a unit of single bits. Function as standby release input can be set in a unit of single bits. (8 pins)	Input pin to request external interruption. Active when falling edge. Trigger pulse input pin for head switching.
PI1/EC/ INT2	I/O/Input/Input		External event input pin for timer/counter.
PI2 to PI7	I/O		
CFG	Input	Capstan FG input pin.	
DFG	Input	Drum FG input pin.	
DPG	Input	Drum PG input pin.	
RECCTL (+) RECCTL (-)	I/O	RECCTL signal output pin. (2 pins)	PBCTL signal input pin. (2 pins)
CTLCIN (+) CTLCIN (-)	Output	Connected to RECCTL (+) and RECCTL (-) with the internal switch for playback. (2 pins)	
CTLAMP (+) CTLAMP(-)	Input	Input PBCTL signal with capacitor coupled. (2 pins)	
CTLFAMPO	Output	PBCTL signal 1st amplifier output.	
CTLSAMPI	Input	PBCTL signal 2nd amplifier input.	
RECCAP	I/O	Capacitor connecting pin for the slope setting of the CTL writing trapezoidal wave.	
VREFOUT	Output	Capacitor connecting pin for the VREF level smoothing of DPG, DFG and CFG.	
CTLAG	Output	Capacitor connecting pin for the CTL and AGND smoothing.	
AMPVss		Analog signal input circuit GND pin.	
AMPVDD		Analog signal input circuit power supply pin.	

Symbol	I/O	Description
EXTAL	Input	Connecting pin of crystal oscillator for system clock. When supplying the external clock, input it to EXTAL pin and input the opposite phase clock to XTAL pin.
XTAL	Output	
TEX	Input	Connecting pin of crystal oscillator for 32kHz timer clock. When used as event counter, input to TEX pin and leave TX pin open.
TX	Output	(In this time, feedback resistor is not removed.)
RST	Input	System reset pin; Low level active.
MP	Input	Test mode input pin. Always connect to GND.
AV _{DD}		Positive power supply pin for A/D converter.
AV _{REF}	Input	Reference voltage input pin for A/D converter.
AV _{ss}		GND pin for A/D converter.
V _{DD}		Positive power supply pin.
V _{pp}		Positive power supply for incorporated PROM writing. Connect this pin to V _{DD} for normal operation.
V _{ss}		GND pin. Connect both V _{ss} pins to GND.

Input/Output Circuit Formats for Pins





Pin	Circuit format	When reset
PA0/PPO0/ HGO 1 pin	<p>Port A</p> <p>HOUT PPO0</p> <p>PA0</p> <p>Data bus</p> <p>RD (Port A)</p> <p>HSEL HOUTE</p> <p>PPG control status register bit 0 Tri-state control selection</p> <p>PPO1</p> <p>PA1</p> <p>Data bus</p> <p>RD (Port A)</p> <p>Output becomes active from high impedance by data writing to port.</p>	Hi-Z
PA1/PPO1 1 pin	<p>Port A</p> <p>PPO data</p> <p>Port A data</p> <p>Data bus</p> <p>RD (Port A)</p> <p>Output becomes active from high impedance by data writing to port.</p>	Hi-Z
PA2/PPO2 to PA7/PPO7 6 pins	<p>Port A</p> <p>PPO data</p> <p>Port A data</p> <p>Data bus</p> <p>RD (Port A)</p> <p>Output becomes active from high impedance by data writing to port.</p>	Hi-Z
PB0/PPO8 to PB7/PPO15 8 pins	<p>Port B</p> <p>RTO data</p> <p>Port B data</p> <p>Data bus</p> <p>RD (Port B)</p> <p>Port B tri-state control</p>	Hi-Z






Pin	Circuit format	When reset
PC0/PPO16 to PC2/PPO18 PC3/RTO3 to PC7/RTO7 8 pins	 <p>Port C</p> <p>PPO, RTO data</p> <p>Port C data</p> <p>Port C direction</p> <p>Data bus</p> <p>RD (Port C)</p> <p>RD (Port C direction)</p> <p>Input protection circuit</p> <p>IP</p>	Hi-Z
PD0/INT1/ NMI PD1/RMC PD4/CS0 PD7/SI0 4 pins	 <p>Port D</p> <p>Port D data</p> <p>Port D direction</p> <p>Data bus</p> <p>RD (Port D)</p> <p>Schmitt input</p> <p>PD1...Remote control circuit PD0...Interruption circuit PD4, 7...Serial CH0</p>	Hi-Z
PD2/PWM PD3/TO/ DDO/ADJ/ SRVO 2 pins	 <p>Port D</p> <p>Port D function select</p> <p>PD2 ... 14-bit PWM PD3 ... Timer/counter, CTL duty detection circuit, 32kHz timer, amplifier circuit</p> <p>MPX</p> <p>Port D data</p> <p>Port D direction</p> <p>Data bus</p> <p>RD (Port D)</p> <p>IP</p>	Hi-Z




Pin	Circuit format	When reset
PD5/SCK0 PD6/SO0 2 pins	<p>Port D</p> <p>Port D function select</p> <p>SI0 CH0</p> <p>MPX</p> <p>MPX</p> <p>Note) PD5 is schmitt input / PD6 is inverter input</p> <p>IP</p> <p>RD (Port D)</p> <p>SI0, CH0</p>	Hi-Z
PE0/SCK1 1 pin	<p>Port E</p> <p>Port/SCK output select</p> <p>SI0 CH1</p> <p>Port E data</p> <p>MPX</p> <p>Hi-Z control</p> <p>IP</p> <p>RD (Port E)</p> <p>SI0 CH1</p>	Hi-Z
PE1/SO1 1 pin	<p>Port E</p> <p>Port E function select</p> <p>SI0 CH1</p> <p>Port E data</p> <p>MPX</p> <p>Hi-Z control</p> <p>RD (Port E)</p>	Hi-Z
PE2/SI1 PE3/SYNC PE4/EXI0 PE5/EXI1 4 pins	<p>Port E</p> <p>Schmitt input</p> <p>IP</p> <p>PE2...SI0 CH1 PE3 PE4 PE5 (Servo input)</p> <p>Data bus</p> <p>RD (Port E)</p>	Hi-Z

Pin	Circuit format	When reset
PE6/PWM0/ DAA0 PE7/PWM1/ DAA1 2 pins	<p>Port E</p>	High level
AN0/ANOUT 1 pin	<p>Port E</p>	Hi-Z
AN1 to AN3 3 pin		Hi-Z
PFO/AN4 to PF3/AN7 4 pins	<p>Port F</p>	Hi-Z
PF4/AN8 to PF7/AN11 4 pins	<p>Port F</p>	Hi-Z

Pin	Circuit format	When reset
PG0/AN12 to PG1/AN13 2 pins	<p>Port G</p> <p>Input multiplexer</p> <p>A/D converter</p> <p>Data bus</p> <p>RD (Port G)</p>	Hi-Z
PH0 to PH7 8 pins	<p>Port H</p> <p>Medium drive voltage 12 V</p> <p>Large current 12mA</p> <p>Port H data</p> <p>Data bus</p> <p>RD (Port H)</p>	Hi-Z
PI0/INT0/ EVN-DET to PI1/EC/INT2 2 pins	<p>Port I</p> <p>Port I data</p> <p>Port I direction</p> <p>Data bus</p> <p>RD (Port I)</p> <p>Edge detection</p> <p>Standby release</p> <p>Interruption circuit</p> <p>Data bus</p> <p>RD (Port I direction)</p>	Hi-Z
PI2 to PI7 6 pins	<p>Port I</p> <p>Port I data</p> <p>Port I direction</p> <p>Data bus</p> <p>RD (Port I)</p> <p>Edge detection</p> <p>Standby release</p> <p>Data bus</p> <p>RD (Port I direction)</p>	Hi-Z

Pin	Circuit format	When reset
CTLAMP (+) CTLAMP (-) CTLFAMPO 3 pins		1/2AMPV _{DD}
CTLSAMPI 1 pin		1/2AMPV _{DD}
CFG DFG DPG 3 pins		1/2AMPV _{DD}
CTLAG VREFOUT 2 pins		1/2AMPV _{DD}

Pin	Circuit format	When reset
RECCTL (+) 1 pin	 <p>Write current select → Recording current control circuit RTG control permission → RTO6, RTO7, RTO3 RTO6, RTO7, RTO3 → Recording current control circuit Recording current control circuit → IP → CTLCIN (+) pin IP → AMPVss</p>	Hi-Z
RECCTL (-) 1 pin	 <p>Write current select → Recording current control circuit RTG control permission → RTO7, RTO6, RTO3 RTO7, RTO6, RTO3 → Recording current control circuit Recording current control circuit → IP → CTLCIN (-) pin IP → AMPVss</p>	Hi-Z
CTLCIN (+) 1 pin	 <p>From RECCTL (+) pin → IP RTG control permission → RTO3 RTO3 → IP IP → AMPVss</p>	Hi-Z
CTLCIN (-) 1 pin	 <p>From RECCTL (-) pin → IP RTG control permission → RTO3 RTO3 → IP IP → AMPVss</p>	Hi-Z
RECCAP 1 pin	 <p>RTG control permission → RTO5 RTO5 → IP IP → AMPVss AMPVss → Recording current control circuit</p>	Low level

Pin	Circuit format	When reset
EXTAL XTAL 2 pins	 <ul style="list-style-type: none"> Shows the circuit composition during oscillation. Feedback resistor is removed and XTAL becomes High level during stop. 	Oscillation
TEX TX 2 pins	 <ul style="list-style-type: none"> Shows the circuit composition during oscillation. Feedback resistor is removed during 32kHz oscillation circuit stop by software. At this time, TEX pin outputs Low level and TX pin outputs High level. 	Oscillation
\overline{RST} 1 pin	 <p>Pull-up resistor</p> <p>Schmitt input</p> <p>Power-on-reset circuit</p>	Low level

Absolute Maximum Ratings

(Vss = 0V reference)

Item	Symbol	Rating	Unit	Remarks
Supply voltage	V _{DD}	-0.3 to +7.0	V	
	V _{pp}	-0.3 to +13	V	Incorporated PROM
	A _{VDD}	A _{Vss} to +7.0 * ¹	V	
	A _{Vss}	-0.3 to +0.3	V	
	A _{MPVDD}	A _{MPVss} to +7.0 * ²	V	
	A _{MPVss}	-0.3 to +0.3	V	
Input voltage	V _{IN}	-0.3 to +7.0 * ³	V	
Output voltage	V _{OUT}	-0.3 to +7.0 * ³	V	
Medium drive output voltage	V _{OUTP}	-0.3 to +15.0	V	Port PH
High level output current	I _{OH}	-5	mA	
High level total output current	ΣI_{OH}	-50	mA	Total of output pins
Low level output current	I _{OL}	15	mA	Other than large current output ports (value per pin)
	I _{OLC}	20	mA	Large current output port * ⁴ (value per pin)
Low level total output current	ΣI_{OL}	130	mA	Total of output pins
Operating temperature	T _{opr}	-10 to +75	°C	
Storage temperature	T _{stg}	-55 to +150	°C	
Allowable power dissipation	P _D	600	mW	QFP package type

*1) A_{VDD} and V_{DD} must not exceed +0.3V.*2) A_{MPVDD} and V_{DD} must not exceed +0.3V.*3) V_{IN} and V_{OUT} must not exceed V_{DD} +0.3V.

*4) The large current output port is port H (PH).

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should better take place under the recommended operating conditions. Exceeding those conditions may adversely affect the reliability of the LSI.

Recommended Operating Conditions

(Vss = 0V)

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage	V _{DD}	4.5	5.5	V	Guaranteed operation range for 1/2 and 1/4 frequency dividing clock
		3.5	5.5		Guaranteed operation range for 1/16 frequency dividing clock or during SLEEP mode
		2.7	5.5		Guaranteed operation range by TEX clock
		2.5	5.5		Guaranteed data hold operation range during STOP
	V _{pp}	V _{pp} = V _{DD}			
Analog power supply	A _{VDD}	4.5	5.5	V	*1
	A _{MPVDD}	4.5	5.5	V	*2
High level input voltage	V _{IH}	0.7V _{DD}	V _{DD}	V	*3
	V _{IHS}	0.8V _{DD}	V _{DD}	V	CMOS schmitt input *4
	V _{IHTS}	2.2	V _{DD}	V	TTL schmitt input *5
	V _{IHEX}	V _{DD} – 0.4	V _{DD} + 0.3	V	EXTAL pin*6 TEX pin*7
Low level input voltage	V _{IL}	0	0.3V _{DD}	V	*3
	V _{ILS}	0	0.2V _{DD}	V	CMOS schmitt input *4
	V _{ILTS}	0	0.8	V	TTL schmitt input *5
	V _{ILEX}	-0.3	0.4	V	EXTAL pin *6 TEX pin *7
Operating temperature	Topr	-10	+75	°C	

*1) A_{VDD} and V_{DD} should be set to the same voltage.*2) A_{MPVDD} and V_{DD} should be set to the same voltage.

*3) Normal input port (each pin of PC, PD2, PD3, PD6, PF0 to PF3, PG and PI2 to PI7), MP pin

*4) Each pin of RST, PD0/INT1/NMI, PD1/RMC, PD4/CS0, PD5/SCK0, PD7/SI0, PE0/SCK1, PE2/SI1,PE3/SYNC, PE4/EXI0, PE5/EXI1, PI0/INT0, PI1/EC/INT2 (For PE3/SYNC, when CMOS schmitt input is selected with mask option.)

*5) PE3/SYNC

*6) Specifies only during external clock input.

*7) Specifies only during external event input.

Electrical Characteristics**DC Characteristics** ($V_{DD} = 4.5$ to $5.5V$)

(Ta = -10 to +75°C, Vss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
High level output voltage	V _{OH}	PA to PD, PE0 to PE1, PE6 to PE7, PF4 to PF7, PH (Vol only) PI RST*1 (Vol only)	V _{DD} = 4.5V, I _{OH} = -0.5mA	4.0			V
			V _{DD} = 4.5V, I _{OH} = -1.2mA	3.5			V
Low level output voltage	V _{OL}	V _{OL}	V _{DD} = 4.5V, I _{OL} = 1.8mA			0.4	V
			V _{DD} = 4.5V, I _{OL} = 3.6mA			0.6	V
		PD, PH	V _{DD} = 4.5V, I _{OL} = 12.0mA			1.5	V
Input current	I _{IHE}	EXTAL	V _{DD} = 5.5V, V _{IH} = 5.5V	0.5		40	μA
	I _{IIE}		V _{DD} = 5.5V, V _{IL} = 0.4V	-0.5		-40	μA
	I _{IHT}	TEX	V _{DD} = 5.5V, V _{IH} = 5.5V	0.1		10	μA
	I _{ILT}		V _{DD} = 5.5V, V _{IL} = 0.4V	-0.1		-10	μA
	I _{ILR}	RST		-1.5		-400	μA
I/O leakage current	I _{Iz}	PA to PG, PI, MP, AN0 to AN3,	V _{DD} = 5.5V, VI = 0, 5.5V			±10	μA
Open drain output leakage current (N-CH Tr off state)	I _{LOH}	PH	V _{DD} = 5.5V V _{OH} = 12V			50	μA
Supply current*2	I _{DD1}	V _{DD} , V _{SS}	16MHz crystal oscillation (C ₁ = C ₂ = 15pF) V _{DD} = 5.5V*3		35	45	mA
	I _{DDS1}		SLEEP mode V _{DD} = 5.5V		2.0	8	mA
	I _{DD2}		32kHz crystal oscillation (C ₁ = C ₂ = 47pF) V _{DD} = 3.3V		50	100	μA
	I _{DDS2}		SLEEP mode V _{DD} = 3V ± 0.3V		9	35	μA
	I _{DDS3}		STOP mode (EXTAL and TEX pins oscillation stop) V _{DD} = 5V ± 0.5V			30	μA
Input capacity	C _{IN}	PC, PD, PE0, PE2 to PE5 PF, PG, PI, RECCTL (+), RECCTL (-), CTLAMP (+), CTLAMP (-), CTLSAMPI, CFG, DFG, DPG	Clock 1MHz 0V other than the measured pins	10	20		pF

*1) RST pin specifies the low level input voltage only when the power-on-reset circuit is selected.

*2) When entire output pins are open.

*3) When setting upper 2 bits (CPU clock selection) of clock control register (CLC: 00FEH) to "00" and operating in high speed mode (1/2 frequency dividing clock).




AC Characteristics**(1) Clock timing**

(Ta = -10 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V reference)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
System clock frequency	fc	XTAL EXTAL	Fig. 1, Fig. 2	1		16	MHz
System clock input pulse width	t _{XL} , t _{XH}	XTAL EXTAL	Fig. 1, Fig. 2 External clock drive	28			ns
System clock input rise and fall times	t _{CR} , t _{CF}	XTAL EXTAL	Fig. 1, Fig. 2 External clock drive			200	ns
Event count clock input pulse width	t _{EH} , t _{EL}	EC	Fig. 3	t _{sys} + 200*1			ns
Event count clock input rise and fall times	t _{ER} , t _{EF}	EC	Fig. 3			20	ms
System clock frequency	fc	TEX TX	VDD = 2.7 to 5.5V Fig. 2 (32kHz clock applied condition)		32.768		kHz
Event count clock input pulse width	t _{TL} , t _{TH}	TEX	Fig. 3	10			μs
Event count clock input rise and fall times	t _{TR} , t _{TF}	TEX	Fig. 3			20	ms

*1) t_{sys} indicates three values according to the contents of the clock control register (CLC; 00FEH) upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Fig. 1. Clock timing**Fig. 2. Clock applied condition****Fig. 3. Event count clock timing**

(2) Serial transfer (CH0)


(Ta = -10 to +75°C, V_{DD} = 4.5 to 5.5V, V_{ss} = 0V reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
CS0 ↓ → SCK0 delay time	t _{DCSK}	SCK0	Chip select transfer mode (SCK0 = output mode)		t _{sys} + 200	ns
CS0 ↑ → SCK0 floating delay time	t _{DCSKF}	SCK0	Chip select transfer mode (SCK0 = output mode)		t _{sys} + 200	ns
CS0 ↓ → SO0 delay time	t _{DCSO}	SO0	Chip select transfer mode		t _{sys} + 200	ns
CS0 ↑ → SO0 floating delay time	t _{DCSOF}	SO0	Chip select transfer mode		t _{sys} + 200	ns
CS0 high level width	t _{WHCS}	SCK0	Chip select transfer mode	t _{sys} + 200		ns
SCK0 cycle time	t _{KCY}	SCK0	Input mode	2t _{sys} + 200		ns
			Output mode	16000/fc		ns
SCK0 high and low level widths	t _{KH} t _{KL}	SCK0	Input mode	t _{sys} + 100		ns
			Output mode	8000/fc - 50		ns
SI0 input set-up time (against SCK0 ↑)	t _{SIK}	SI0	SCK0 input mode	100		ns
			SCK0 output mode	200		ns
SI0 input hold time (against SCK0 ↑)	t _{KSI}	SI0	SCK0 input mode	t _{sys} + 200		ns
			SCK0 output mode	100		ns
SCK0 ↓ → SO0 delay time	t _{KSO}	SO0	SCK0 input mode		t _{sys} + 200	ns
			SCK0 output mode		100	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (CLC; 00FEH) upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) The load of SCK0 output mode and SO0 output delay time is 50pF + 1TTL.


Fig. 4. Serial transfer timing (CH0)

Serial transfer (CH1)

(Ta = -10 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
SCK1 cycle time	tkCY	SCK1	Input mode	1000		ns
			Output mode	16000/fc		ns
SCK1 high and low level widths	tKH tKL	SCK1	Input mode	400		ns
			Output mode	8000/fc – 50		ns
SI1 input set-up time (against SCK1 ↑)	tsIK	SI1	SCK1 input mode	100		ns
			SCK1 output mode	200		ns
SI1 input hold time (against SCK1 ↑)	tksi	SI1	SCK1 input mode	200		ns
			SCK1 output mode	100		ns
SCK1 ↓ → SO1 delay time	tkso	SO1	SCK1 input mode		200	ns
			SCK1 output mode		100	ns


Note) The load of SCK1 output mode and SO1 output delay time is 50pF + 1TTL.

Fig. 5. Serial transfer timing (CH1)

(3) A/D converter characteristics

(Ta = -10 to +75°C, VDD = AVDD = 4.5 to 5.5V, AVREF = 4.0 to AVDD, Vss = AVss = 0V reference)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error			Only for A/D converter operation Ta = 25°C			±1	LSB
Absolute error			VDD = AVDD = AVREF = 5.0V VDD = AVss = 0V			±2	LSB
Conversion time	tCONV			160/fADC *1			μs
Sampling time	tSAMP			12/fADC *1			μs
Reference input voltage	VREF	AVREF		AVDD - 0.5		AVDD	V
Analog input voltage	VIAN	AN0 to AN7		0		AVREF	V
AVREF current	IREF	AVREF	Operation mode		0.6	1.0	mA
			SLEEP mode STOP mode 32kHz operation mode			10	μA

Fig. 6. Definitions of A/D converter terms

*1) fADC indicates the below values due to the contents of bit 0 (ADCCK) of the ADC operation clock selection register (MSC: 01FFH), bits 7 (PCK1) and 6 (PCK0) of the clock control register (address: 00FEH).

ADCCK PCK1, PCK0	0 (ϕ/2 selection)	1 (ϕselection)
00 (ϕ = fEX/2)	fADC = fc/2	fADC = fc
01 (ϕ = fEX/4)	fADC = fc/4	fADC = fc/2
11 (ϕ = fEX/16)	fADC = fc/16	fADC = fc/8

(4) Interruption, reset input (Ta = -10 to +75°C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
External interruption high and low level widths	t _{IH} t _{IL}	INT0 INT1 INT2 NMI		1		μs
Reset input low level width	t _{RSL}	RST		32/fc		μs

Fig. 7. Interruption input timing





Fig. 8. Reset input timing



Analog Circuit Characteristics

(1) Amplifier circuit reference voltage characteristics

(Ta = -10 to +75°C, V_{DD} = AMPV_{DD} = 5.0V, V_{ss} = AMPV_{ss} = 0V reference)

Item	Symbol	Pin	Conditions	Min.	Typ.	Max.	Unit
Reference level output voltage	V _{OR}	VREFOUT		2.2	2.4	2.6	V
		CTLAG		2.15	2.35	2.55	V
Reference level output current	I _{OR}	VREFOUT	VREFOUT = VREFOUT + 0.5V	3.50	6.5		mA
			VREFOUT = VREFOUT - 0.5V	-0.30	-0.85		mA
		CTLAG	CTLAG = CTLAG + 0.5V	2.80	5.5		mA
			CTLAG = CTLAG - 0.5V	-0.30	-0.85		mA

(2) CTL 1st amplifier characteristics

(Ta = -10 to +75°C, V_{DD} = AMPV_{DD} = 5.0V, V_{ss} = AMPV_{ss} = 0V, CTLAG reference)

Item	Symbol	Pin	Conditions	Min.	Typ.	Max.	Unit
Voltage gain *1	AvCTL1	RECCTL (+) CTLFAMPO*2	Gain = 16dB RECCTL (-) = 0V	12.5	14.5	16.5	dB
			Gain = 27dB RECCTL (-) = 0V	23.5	25.5	27.5	dB
			Gain = 42dB RECCTL (-) = 0V	39.0	41.5	44.0	dB
			Gain = 58dB RECCTL (-) = 0V	54.5	57.0	59.5	dB
Offset voltage	VosCTL1		CTLAMP (+) and CTLAMP (-) = open	-40	0	+40	mV
Input resistance	R _{IN} CTL1	CTLAMP (+)	Charge switch OFF CTLAMP (+) = +0.2V	26.0	44.5		kΩ
		CTLAMP (-)	Charge switch OFF CTLAMP (-) = +0.2V	1.20	2.0		kΩ
Charge switch ON resistance	R _c CTL1	CTLAMP (+)	Charge switch ON CTLAMP (+) = +0.5V		560	1010	Ω
		CTLAMP (-)	Charge switch ON CTLAMP (-) = +0.5V		560	1010	Ω
RECCTL and CTLIN connection switch ON resistance	R _{READ}	RECCTL (+) CTLCIN (+)	During CTL read operation, CTLCIN (+) - RECCTL (+) = 0.2V	315	400	770	Ω
		RECCTL (-) CTLCIN (-)	During CTL read operation, CTLCIN (-) - RECCTL (-) = 0.2V	315	400	770	Ω
CTLCIN 0V fix switch ON resistance	R _{WRITE}	CTLCIN (+)	During CTL write operation, CTLCIN (+) = AMPV _{ss} + 0.2V		250	310	Ω
		CTLCIN (-)	During CTL write operation, CTLCIN (-) = AMPV _{ss} + 0.2V		250	310	Ω

*1) When CTLCIN (+), CTLAMP (+) pins and CTLCIN (-), CTLAMP (-) pins are AC coupled, and then the signal is input from RECCTL (+) pin.

*2) The result after measuring the CTFAMPO output waveform or voltage gain.

Note) The gain increases by approximately 1.5dB when the AC coupling capacitor (47μF) is connected to CTLAMP (+) and CTLAMP (-) pins, and the signal is input from CTLAMP (+) and CTLAMP (-) pins.

(3) CTL 2nd amplifier characteristics(Ta = -10 to +75°C, V_{DD} = AMPV_{DD} = 5.0V, V_{SS} = AMPV_{SS} = 0V, CTLAG reference)

Item	Symbol	Pin	Conditions	Min.	Typ.	Max.	Unit	
Voltage gain* ^{1, *2}	AvCTL2	CTLSAMPI	Gain = 5dB	4.8	5.8	6.8	dB	
			Gain = 11dB	10.4	11.5	12.6	dB	
			Gain = 16dB	15.3	16.5	17.7	dB	
			Gain = 20dB	19.3	20.5	21.7	dB	
LPF cut-off frequency * ^{1, 2}	fCTL		f _{DC} – 3dB	15.0	25.0	40.0	kHz	
Offset voltage * ²	VosCTL2		CTLSAMPI = open	-50	0	+50	mV	
Comparator level * ²	VcCTL		Comparator level = +100mV _{0-p}	70.0	100	130	mV _{0-p}	
			Comparator level = +250mV _{0-p}	215	245	275	mV _{0-p}	
			Comparator level = +400mV _{0-p}	370	400	430	mV _{0-p}	
			Comparator level = -100mV _{0-p}	-70.0	-100	-130	mV _{0-p}	
			Comparator level = -250mV _{0-p}	-220	-250	-280	mV _{0-p}	
			Comparator level = -400mV _{0-p}	-370	-400	-430	mV _{0-p}	
Input resistance	RinCTL2		Charge switch OFF CTLSAMPI = +0.2V	10.0	18.0		kΩ	
Charge switch ON resistance	RcCTL2		Charge switch ON CTLSAMPI = +0.5V		770	1140	Ω	

*1) When the signal is input with the AC coupling capacitor (47μF) connected to CTLSAMPI pin.

*2) The result after measuring the output waveform of amplifier internal low-pass filter or voltage value.

(4) CTLAMP characteristics (1st amplifier + 2nd amplifier)(Ta = -10 to +75°C, V_{DD} = AMPV_{DD} = 5.0V, V_{SS} = AMPV_{SS} = 0V reference)

Item	Symbol	Pin	Conditions	Min.	Typ.	Max.	Unit
Voltage gain * ¹	AvCTL	RECCTL (+)	CTL 1st amplifier gain = 16dB CTL 2nd amplifier gain = 20dB RECCTL (-) = 0V	31.8	35.0	38.2	dB
Input amplitude (peak value)	VpkCTL		RECCTL (-) = 0V			±300	mV _{0-p}
Input sensitivity	VsCTL		CTL 1st amplifier gain = 58dB CTL 2nd amplifier gain = 20dB Comparator level = +400mV _{0-p} -400mV _{0-p}		0.08	0.10	mV _{0-p}
Input dead band	VnsCTL		RECCTL (-) = 0V	0.015	0.04		mV _{0-p}

*1) As for other combinations of the amplifier gains, CTL 1st amplifier and CTL 2nd amplifier are added respectively.

Note) The result when the signal is input from RECCTL (+) pin with CTL 1st amplifier + CTL 2nd amplifier after performing AC coupling of CTLCIN (+), CTLAMP (+) pins and CTLCIN (-), CTLAMP (-) pins, and CTLFAMPO, CTLSAMPI pins.

(5) CFGAMP characteristics

(Ta = -10 to +75°C, VDD = AMPVDD = 5.0V, Vss = AMPVDD = 0V, VREFOUT reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Voltage gain *1, *2	AvCFG	CFG	Gain = 0dB	-0.3	0.6	2.2	dB
			Gain = 20dB	19.2	20.8	22.4	dB
			Gain = 34dB	33.2	34.8	36.4	dB
			Gain = 38dB	37.0	38.7	40.4	dB
LPF cut-off frequency *1, *2	fCCFG	VOSCFG	f _{DC} - 3dB	30.0	55.0	80.0	kHz
Offset voltage *2	VOSCFG		CFG = open	-50	0	+50	mV
Comparator judgment level width *2	VCCFG	VSCFG	Comparator schmitt width = 320mVp-p	260	320	360	mVp-p
			Comparator schmitt width = 160mVp-p	110	155	200	mVp-p
			Gain = 38dB Comparator level = 320mVp-p		4.20	5.00	mVp-p
			Gain = 38dB Comparator level = 160mVp-p		2.10	2.40	mVp-p
Input dead band *1	VNSCFG	RINCFG	Gain = 38dB Comparator level = 320mVp-p	3.40	4.10		mVp-p
			Gain = 38dB Comparator level = 160mVp-p	1.50	2.00		mVp-p
Input resistance	RINCFG	RCCFG	Charge switch OFF CFG = +0.2V	5.5	8.3		kΩ
Charge switch ON resistance	RCCFG		Charge switch ON CFG = +0.5V		455	710	Ω
Digital output waveform duty *1, *3	DTYCFG	VPKCFG	CFG = sine wave with 50% duty	48.0	50.0	52.0	%
Input amplitude (peak value) *1	VPKCFG					±2.4	V _{0-p}

*1) When the signal is input with the AC coupling capacitor (47μF) connected to CFG pin.

*2) The result after measuring the output waveform of amplifier internal low-pass filter or voltage value.

*3) The result after measuring the digital signal waveform output from the amplifier circuit.

(6) DFGAMP characteristics

(Ta = -10 to +75°C, V_{DD} = AMPV_{DD} = 5.0V, V_{ss} = AMPV_{ss} = 0V, V_{REFOUT} reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit	
Voltage gain *1, *2	AvDFG		Gain = 0dB	-0.3	0.6	2.2	dB	
			Gain = 20dB	19.2	20.8	22.4	dB	
			Gain = 34dB	33.2	34.8	36.4	dB	
			Gain = 38dB	37.0	38.7	40.4	dB	
LPF cut-off frequency *1, *2	f _{CDFG}		f _{DC} - 3dB	30.0	55.0	80.0	kHz	
Offset voltage *2	V _{OSDFG}		DFG = open	-50	0	+50	mV	
Comparator judgment level width *2	V _{CDFG}	DFG	Comparator schmitt width = 320mVp-p	260	320	360	mVp-p	
			Comparator schmitt width = 160mVp-p	110	155	200	mVp-p	
Input sensitivity *1	V _{SDFG}		Gain = 38dB Comparator level = 320mVp-p		4.20	5.00	mVp-p	
			Gain = 38dB Comparator level = 160mVp-p		2.10	2.40	mVp-p	
Input dead band *1	V _{NSDFG}		Gain = 38dB Comparator level = 320mVp-p	3.40	4.10		mVp-p	
			Gain = 38dB Comparator level = 160mVp-p	1.50	2.00		mVp-p	
Input resistance	R _{INDFG}		Charge switch OFF DFG = +0.2V	5.5	8.3		kΩ	
Charge switch ON resistance	R _{CDFG}		Charge switch ON DFG = +0.5V		455	710	Ω	
Digital output waveform duty *1, 3	D _{TYDFG}		CFG = sine wave of 50% duty	48.0	50.0	52.0	%	
Input amplitude (peak value) *1	V _{PKDFG}					±2.4	V _{0-p}	

*1) When the signal is input with the AC coupling capacitor (47μF) connected to DFG pin.

*2) The result after measuring the output waveform of amplifier internal low-pass filter or voltage value.

*3) The result after measuring the digital signal waveform output from the amplifier circuit.

(7) DPGAMP characteristics

(Ta = -10 to +75°C, V_{DD} = AMPV_{DD} = 5.0V, V_{ss} = AMPV_{ss} = 0V, VREFOUT reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit	
Voltage gain *1, *2	A _{VDPG}	DPG		11.1	12.0	13.2	dB	
LPF cut-off frequency *1, *2	f _{CDPG}		f _{DC} – 3dB	30.0	55.0	85.0	kHz	
Offset voltage *2	V _{OSDPG}		DFG = open	-35	0	+35	mV	
Comparator level *2	V _{CDPG}		Comparator level = 600mV _{0-p}	570	605	640	mV _{0-p}	
			Comparator level = 400mV _{0-p}	370	400	432	mV _{0-p}	
			Comparator level = 200mV _{0-p}	175	200	220	mV _{0-p}	
			Comparator level = 100mV _{0-p}	72	100	125	mV _{0-p}	
			Comparator level = -600mV _{0-p}	-572	-605	-643	mV _{0-p}	
			Comparator level = -400mV _{0-p}	-368	-400	-438	mV _{0-p}	
			Comparator level = -200mV _{0-p}	-174	-200	-223	mV _{0-p}	
			Comparator level = -100mV _{0-p}	-71	-100	-124	mV _{0-p}	
			Comparator level = 600mV _{0-p} , 200mV _{0-p}		150	180	mV _{0-p}	
Input sensitivity *1	V _{SDPG}		Comparator level = 400mV _{0-p} , 100mV _{0-p}		100	120	mV _{0-p}	
			Comparator level = -600mV _{0-p} , -200mV _{0-p}		-155	-185	mV _{0-p}	
			Comparator level = -400mV _{0-p} , -100mV _{0-p}		-109	-130	mV _{0-p}	
			Comparator level = 600mV _{0-p} , 200mV _{0-p}	113	142		mV _{0-p}	
Input dead band *1	V _{NSDPG}		Comparator level = 400mV _{0-p} , 100mV _{0-p}	70	90		mV _{0-p}	
			Comparator level = -600mV _{0-p} , -200mV _{0-p}	-120	-150		mV _{0-p}	
			Comparator level = -400mV _{0-p} , -100mV _{0-p}	-80	-103		mV _{0-p}	
Input resistance	R _{INDPG}	V _{PKDPG}	Charge switch OFF DPG = +0.2V	24.0	44.5		kΩ	
Charge switch ON resistance	R _{CDPG}		Charge switch ON DPG = +0.5V		450	860	Ω	
Input amplitude (peak value) *1	V _{PKDPG}					±2.4	V	

*1) When the signal is input with the AC coupling capacitor (47μF) connected to DPG pin.

*2) The result after measuring the output waveform of amplifier internal low-pass filter or voltage value.

(8) CTL write circuit characteristics(Ta = -10 to +75°C, V_{DD} = AMPV_{DD} = 5.0V, V_{SS} = AMPV_{SS} = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Output resistance	RoH	RECCAP	RECCAP = AMPV _{DD} - 0.5V	450	625	1005	Ω
	RoL		RECCAP = AMPV _{DD} + 0.5V	410	555	840	Ω
Output current *1	I _{REC}	RECCTL (+) RECCTL (-)	Write current = 2.0mA	1.3	2.0	2.9	mA
			Write current = 2.5mA	1.7	2.5	3.7	mA
			Write current = 3.0mA	2.1	3.1	4.5	mA
			Write current = 3.5mA	2.6	3.6	5.2	mA
			Write current = 4.0mA	2.9	4.0	5.9	mA
			Write current = 4.5mA	3.3	4.6	6.6	mA
			Write current = 5.0mA	3.7	5.1	7.2	mA
			Write current = 5.5mA	4.0	5.6	8.0	mA
			Write current = 6.0mA	4.4	6.1	8.9	mA


*1) The current value which flows when RECCTL (+) pin and RECCTL (-) pin are shorted.

(9) Amplifier operating current characteristics(Ta = -10 to +75°C, V_{DD} = AMPV_{DD} = 5.0V, V_{SS} = AMPV_{SS} = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Amplifier operating current	I _{AMP}	AMPV _{DD}	When the amplifier is operating *1		7.6	12.0	mA
			When the amplifier is not operating			10	μA

*1) The CTL recording current is added during CTL write.

Note) The amplifier operation and NOT-operation is controlled according to the contents of amplifier power supply control register (ASWC: 05E2H) bits 5, 4, 1 and 0.


Supplement**Fig. 9. Recommended oscillation circuit**

Manufacturer	Model	fc (MHz)	C1 (pF)	C2 (pF)	Rd (Ω)	Circuit example
RIVER ELETEC CO., LTD.	HC-49/U03	8.00	10	10	0	(i)
		10.00				
		12.00	5	5		
		16.00				
KINSEKI LTD.	HC-49/U (-S)	8.00	16 (12)	16 (12)	0	(i)
		10.00	16 (12)	16 (12)		
		12.00	12	12		
		16.00	12	12		
	P3	32.768kHz	30	18	470k	(ii)

Mask option table

Item	Mask product	CXP888P60Q-1-□□□	CXO888P60Q-2-□□□
Reset pin pull-up resistor	Existent/Non-existent	Existent	Existent
Input circuit format ^{*1}	CMOS schmitt/ TTL schmitt	TTL schmitt	TTL schmitt
Power-on-reset circuit	Existent (CXP88616/24) Non-existent (CXP88732/40/48, CXP88852/60)	Non-existent	Existent


*1) The input circuit format can be selected for PE3/SYNC pin.

Characteristics Curve

Package Outline

Unit: mm

100PIN QFP (PLASTIC)



PACKAGE STRUCTURE

SONY CODE	QFP-100P-L01
EIAJ CODE	QFP100-P-1420
JEDEC CODE	_____

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	1.7g