

**SONY.**


# CXP80620A/80624A

## CMOS 8-bit Single Chip Microcomputer

### Description

The CXP80620A/80624A is a CMOS 8-bit microcomputer which consists of A/D converter, serial interface (2ch independently), timer/counter, time base timer, vector interruption, high precision timing pattern generation circuit, PWM generator, general purpose prescaler, PWM for tuner, VCR vertical sync separation circuit and the measuring circuit which measure signals of capstan FG and drum FG/PG and other servo systems, as well as basic configurations like 8-bit CPU, ROM, RAM and I/O port. They are integrated into a single chip.

Also CXP80620A/80624A provides power on reset function, sleep/stop function which enables to lower power consumption.



### Features


- A wide instruction set (213 instructions) which cover various types of data.
  - 16-bit arithmetic instruction/multiplication and division instructions/boolean bit operation instruction
- Minimum instruction cycle During operation 333ns/12MHz
- Incorporated ROM capacity 20Kbytes (CXP80620A)  
24Kbytes (CXP80624A)
- Incorporated RAM capacity 800bytes
- Peripheral function
  - A/D converter 8-bit, 12-channel, successive approximation system  
(Conversion time: 26.7  $\mu$ s/12MHz)
  - Serial I/O with auto transfer mode Incorporated 8-bit and 8-stage FIFO for data  
(1 to 8 bytes auto transfer) 2-channel independently
  - Timer 8-bit timer, 8-bit timer/counter, 19-bit time base timer
  - High precision timing pattern generator PPG 19 pins 32-stage programmable  
RTG 5 pins 2-channel
  - PWM/DA gate output 12-bit, 2-channel (Repetitive frequency 46kHz/12MHz)
  - Servo input control Capstan FG, Drum FG/PG, CTL Input
  - VSYNC separator Incorporated 26-bit and 8-stage FIFO
  - FRC capture unit 14-bit
  - PWM output for tuner 10-bit (System clock asynchronous)
  - General purpose prescaler 17 factors, 14 vectors, multi-interruption possible
- Interruption SLEEP/STOP
- Standby mode 100-pin plastic QFP/VQFP
- Package CXP80600A
- Piggyback/evaluation chip

### Structure

Silicon gate CMOS IC


Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

## Block Diagram




## Pin Configuration 1 (Top View) 100 pin QFP Package

- Note 1) NC (Pin 90) is always connected to Vdd.  
 2) Vss (Pins 41 and 88) are both connected to GND.



## Pin Configuration 2 (Top View) 100 pin VQFP Package

- Note 1) NC (Pin 88) is always connected to V<sub>DD</sub>.  
 2) V<sub>SS</sub> (Pins 39 and 86) are both connected to GND.



## Pin Description

Symbol	I/O	Description		
PA0/PPO0 to PA7/PPO7	Output/ Real time Output	(Port A) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. (8 pins)		
PB0/PPO8 to PB7/PPO15	Output/ Real time Output	(Port B) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. (8 pins)	Programmable pattern generator (PPG) output. Functions as high precision real time pulse output port. (19 pins)	
PC0/PPO16 to PC2/PPO18	I/O/ Real time Output	(Port C) 8-bit input/output port, enables to specify input/output by bit unit. Data is gated with PPO or RTO contents by OR-gate and they are output. (8 pins)		
PC3/RTO3 to PC7/RTO7	I/O/ Real time Output		Real time pulse generator (RTG) output. Functions as high precision real time pulse output port. (5 pins)	
PD0 to PD7	I/O	(Port D) 8-bit input/output port. Enable to specify input/output by 4-bit unit. Enables to drive 12mA sink current. (8 pins)		
PE0/INT0	Input	(Port E) 8-bit port. Lower 2 bits are input pins and upper 6 bits are output pins. (8 pins)	Input pin to request external interruption. Active when falling edge.	
PE1/EC/INT2	Input		External event input pin for timer/counter. Input pin to request external interruption. Active when falling edge.	
PE2/PWM0	Output		PWM output pins. (2 pins)	
PE3/PWM1	Output			
PE4/DAA0	Output			
PE5/DAA1	Output			
PE6/DAB0	Output		DA gate pulse output pins. (4 pins)	
PE7/DAB1	Output			
AN0 to AN3	Input	Analog input pins to A/D converter. (12 pins)		
PF0/AN4 to PF3/AN7	Input	(Port F) Lower 4 bits are input port and upper 4 bits are output port. Lower 4 bits also serve as standby release input pin. (8 pins)		
PF4/AN8 to PF7/AN11	Output/Input			
SCK0	I/O	Serial clock (CH0) input/output pin.		
SO0	Output	Serial data (CH0) output pin.		

Symbol	I/O	Description	
SIO	Input	Serial data (CH0) input pin.	
CS0	Input	Serial chip select (CH0) input pin.	
PG0/CFG	Input	(Port G) 8-bit input port. (8 pins)	Capstan FG input pin.
PG1/DFG	Input		Drum FG input pin.
PG2/DPG	Input		Drum PG input pin.
PG3/PBCTL	Input		Playback CTL pulse input pin.
PG4/SYNC0	Input		Composite sync signal input pin.
PG5/SYNC1	Input		
PG6/EXI0	Input		
PG7/EXI1	Input		External input pin to FRC capture unit.
PH0 to PH7	Output	(Port H) 8-bit output port ; Medium withstand voltage (12V) and high current (12mA), N-ch open drain output. (8 pins)	
PI0/PCK	Input	(Port I) Lower 1 bit is input port and upper 7 bits are input/output port. Input/output port can be specified by bit unit (8 pins).	External clock input pin of general purpose prescaler.
PI1/PO	I/O / Output		General purpose prescaler output pin.
PI2/PWM	I/O / Output		14-bit PWM output pin
PI3/TO	I/O / Output		Timer/counter output pin. (duty=50%)
PI4/INT1	I/O / Input		Input pin to request external interruption. Active when falling edge.
PI5/SCK1	I/O / I/O		Serial clock (CH1) input/output pin.
PI6/SO1	I/O / Output		Serial data (CH1) output pin.
PI7/SI1	I/O / Input		Serial data (CH1) input pin.
PJ0 to PJ7	I/O	(Port J) 8-bit input/output port. Function as standby release input can be specified by bit unit. Input/output can be specified by bit unit.	
PK0	Input	Input port	
EXTAL	Input	Connecting pin of crystal oscillator for system clock. When supplying the external clock, input the external clock to EXTAL pin and input opposite phase clock to XTAL pin.	
XTAL	Output		
RST	I/O	System reset pin of active "L" level. RST pin is input/output pin, which output "L" level by incorporated power on reset function when power on. (Mask option)	
MP	Input	Microprocessor mode input pin. Always connect to GND.	
AVDD		Positive power supply pin of A/D converter.	
AVREF	Input	Reference voltage input pin of A/D converter.	
AVss		GND pin of A/D converter.	
VDD		Positive power supply pin.	
Vss		GND pin. Connect both Vss pins to GND.	

## Input/Output Circuit Formats for Pins

Pin	Circuit format	When reset
PA0/PPO0 to PA7/PPO7  PB0/PPO8 to PB7/PPO15  16 pins	<p>Port A Port B</p> <p>PPO data</p> <p>Port A or Port B</p> <p>Data bus</p> <p>RD</p> <p>Output becomes active from high impedance by data writing to port register.</p>	Hi-Z
PC0/PPO16 to PC2/PPO18  PC3/RTO3 to PC7/RTO7  8 pins	<p>Port C</p> <p>PPO, RTO data</p> <p>Port C data</p> <p>Port C direction</p> <p>Data bus</p> <p>RD (Port C)</p> <p>(Every bit)</p> <p>IP</p> <p>Input protection circuit</p>	Hi-Z
PD0 to PD7  8 pins	<p>Port D</p> <p>Port D data</p> <p>Port D direction</p> <p>Data bus</p> <p>RD (Port D)</p> <p>(Every 4 bits) (PD0 to 3) (PD4 to 7)</p> <p>IP</p> <p>High current 12mA</p>	Hi-Z

Pin	Circuit format	When reset
PE0/INT0 PE1/EC/INT2 2 pins	<p>Port E</p> <p>Schmitt input</p>	Hi-Z
PE2/PWM0 PE3/PWM1 PE4/DAA0 PE5/DAA1 4 pins	<p>Port E</p> <p>DA gate output or PWM output</p> <p>Hi-Z control</p> <p>Port E data</p> <p>Port/DA output select</p> <p>Data bus</p> <p>RD (Port E)</p>	Hi-Z
PE6/DAB0 PE7/DAB1 2 pins	<p>Port E</p> <p>DA gate output</p> <p>Hi-Z control</p> <p>Port E data</p> <p>Port/DA output select</p> <p>Data bus</p> <p>RD (Port E)</p>	H level
AN0 to AN3 4 pins	<p>Input multiplexer</p>	Hi-Z
PF0/AN4 to PF3/AN7 4 pins	<p>Port F</p> <p>Input multiplexer</p> <p>A/D converter</p> <p>Data bus</p> <p>RD (Port F)</p>	Hi-Z

Pin	Circuit format	When reset
PF4/AN8 to PF7/AN11  4 pins	<p>Port F</p> <p>The circuit for Port F consists of an input multiplexer (IP) and an A/D converter. The 'Port F data' signal is connected to one input of the IP. The other input of the IP is controlled by the 'RD (Port F)' signal. The output of the IP is connected to the 'Data bus'. The output of the IP is also connected to the non-inverting input of a second inverter. The output of this inverter is connected to the control terminal of a switch. The other terminal of this switch is connected to ground. The output of the switch is connected to the non-inverting input of a third inverter. The output of this inverter is connected to the 'A/D converter' block. The 'A/D converter' block has two outputs: one goes to the 'Data bus' and the other goes to a feedback loop.</p>	Hi-Z
PG0/CFG PG1/DFG PG2/DPG PG3/PBCTL PG4/SYNC0 PG5/SYNC1 PG6/EXI0 PG7/EXI1  8 pins	<p>Port G</p> <p>The circuit for Port G includes a Schmitt input stage. It consists of an inverter (IP) followed by a unity-gain buffer (op-amp). The output of the op-amp is labeled 'Servo input'. Another path from the Schmitt input stage goes to a second unity-gain buffer, which is labeled 'Data bus'. A 'RD (Port G)' signal is connected to the negative feedback terminal of the second op-amp.</p> <p>Note) For PG4/SYNC0, PG5/SYNC1, CMOS schmitt input and TTL schmitt input can be selected with the mask option.</p>	Hi-Z
PH0 to PH7  8 pins	<p>Port H</p> <p>The circuit for Port H features a driver stage. It consists of an inverter (IP) followed by a unity-gain buffer (op-amp). The output of the op-amp is labeled 'Medium withstand voltage 12V'. A 'RD (Port H)' signal is connected to the negative feedback terminal of the op-amp. The output of the op-amp is connected to a switch. The other terminal of the switch is connected to ground. The output of the switch is connected to a load, which is specified to have a medium withstand voltage of 12V and a high current of 12mA.</p>	Hi-Z
PI0/PCK  1 pin	<p>Port I</p> <p>The circuit for Port I consists of an inverter (IP) followed by a unity-gain buffer (op-amp). The output of the op-amp is labeled 'External clock to general purpose prescaler'. A 'RD (Port I)' signal is connected to the negative feedback terminal of the op-amp. The output of the op-amp is connected to a second unity-gain buffer, which is labeled 'Data bus'.</p>	Hi-Z

Pin	Circuit format	When reset
PI1/PO PI2/PWM PI3/TO  3 pins		Hi-Z
PI4/INT1 PI7/SI1  2 pins		Hi-Z
PI5/SCK1 PI6/SO1  2 pins		Hi-Z
PJ0 to PJ7  8 pins		Hi-Z

Pin	Circuit format	When reset
PK0 1 pin	<p>Port K</p> <p>RD (Port K)</p>	Hi-Z
CS0 SI0 2 pins	<p>Schmitt input</p>	Hi-Z
SO0 1 pin	<p>SO0 from SI0</p> <p>SO0 output enable</p>	Hi-Z
SCK0 1 pin	<p>Internal serial clock from SI0</p> <p>SCK0 output enable</p> <p>External serial clock to SI0</p> <p>Schmitt input</p>	Hi-Z
EXTAL XTAL 2 pins	<ul style="list-style-type: none"> <li>Shows the circuit composition during oscillation.</li> <li>Feedback resistor is removed during stop.</li> </ul>	Oscillation
RST 1 pin	<p>Mask option</p> <p>Pull-up resistor</p> <p>Schmitt input</p> <p>From power on reset circuit (mask option)</p>	L level
MP 1 pin		Hi-Z

## Absolute Maximum Ratings

(V<sub>SS</sub>=0V)

Item	Symbol	Rating	Unit	Remarks
Power supply voltage	V <sub>DD</sub>	-0.3 to +7.0	V	
	A <sub>VDD</sub>	A <sub>VSS</sub> to +7.0 *1	V	
	A <sub>VSS</sub>	-0.3 to +0.3	V	
Input voltage	V <sub>IN</sub>	-0.3 to +7.0 *2	V	
Output voltage	V <sub>OUT</sub>	-0.3 to +7.0 *2	V	
Medium withstand output voltage	V <sub>OUTP</sub>	-0.3 to +15.0	V	PH pin
High level output current	I <sub>OH</sub>	-5	mA	
High level total output current	$\Sigma I_{OH}$	-50	mA	Total of output pins
Low level output current	I <sub>OL</sub>	15	mA	Other than high current output pins: per pin
	I <sub>OLC</sub>	20	mA	High current port pin *3 : per pin
Low level total output current	$\Sigma I_{OL}$	130	mA	Total of output pins
Operating temperature	T <sub>OPR</sub>	-20 to +75	°C	
Storage temperature	T <sub>STG</sub>	-55 to +150	°C	
Allowable power dissipation	P <sub>D</sub>	600	mW	QFP
		380		VQFP

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should better take place under the recommended operating conditions. Exceeding those conditions may adversely affect the reliability of the LSI.

\* 1) A<sub>VDD</sub> and V<sub>DD</sub> should be set to a same voltage.

\* 2) V<sub>IN</sub> and V<sub>OUT</sub> should not exceed V<sub>DD</sub>+0.3V.

\* 3) The high current operation transistors are the N-CH transistors of the PD and PH ports.

## Recommended Operating Conditions

(V<sub>SS</sub>=0V)

Item	Symbol	Min.	Max.	Unit	Remarks
Power supply voltage	V <sub>DD</sub>	4.5	5.5	V	Guaranteed range during high speed mode (1/2 dividing clock) operation
		3.5	5.5	V	Guaranteed range during low speed mode (1/16 dividing clock) operation
		2.5	5.5	V	Guaranteed data hold operation range during STOP
Analog power supply	A <sub>VDD</sub>	4.5	5.5	V	*1
High level input voltage	V <sub>IH</sub>	0.7V <sub>DD</sub>	V <sub>DD</sub>	V	*2
	V <sub>IHS</sub>	0.8V <sub>DD</sub>	V <sub>DD</sub>	V	C-MOS schmitt input *3
	V <sub>IHTS</sub>	2.2	V <sub>DD</sub>	V	TTL schmitt input *4
	V <sub>IHEX</sub>	V <sub>DD</sub> -0.4	V <sub>DD</sub> +0.3	V	EXTAL pin *5
Low level input voltage	V <sub>IL</sub>	0	0.3V <sub>DD</sub>	V	*2
	V <sub>ILS</sub>	0	0.2V <sub>DD</sub>	V	C-MOS schmitt input *3
	V <sub>ILTS</sub>	0	0.8	V	TTL schmitt input *4
	V <sub>ILEX</sub>	-0.3	0.4	V	EXTAL pin *5
Operating temperature	T <sub>OPR</sub>	-20	+75	°C	

- \* 1) AVdd and Vdd should be set to a same voltage.
- \* 2) Normal input port (each pin of PC, PD, PE0 to PE1, PF0 to PF3, PG, PI, PJ and PK), MP pin
- \* 3) Each pin of CS0, SI0, SCK0, RST, PE0/INT0, PE1/EC/INT2, PG (For PG4 and PG5, when CMOS schmitt input is selected with mask option), PI4/INT1, PI5/SCK1 and PI7/SI1.
- \* 4) Each pin of PG4 and PG5 (When TTL schmitt input is selected with mask option)
- \* 5) It specifies only when the external clock is input.

## Electrical Characteristics

### DC characteristics

(Ta= - 20 to +75 °C, Vss=0V)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
High level output voltage	V <sub>OH</sub>	PA to PD, PE2 to PE7, PF4, to PF7, PH (Vol only), PI1 to PI7, PJ, SO, SCK, RST* <sup>1</sup> (Vol only)	V <sub>DD</sub> =4.5V, I <sub>OH</sub> = - 0.5mA	4.0			V
			V <sub>DD</sub> =4.5V, I <sub>OH</sub> = - 1.2mA	3.5			V
Low level output voltage	V <sub>OL</sub>	PD, PH	V <sub>DD</sub> =4.5V, I <sub>OL</sub> =1.8mA			0.4	V
			V <sub>DD</sub> =4.5V, I <sub>OL</sub> =3.6mA			0.6	V
Input current	I <sub>IH</sub>	EXTAL	V <sub>DD</sub> =5.5V, V <sub>IL</sub> =5.5V	0.5		40	μA
	I <sub>IL</sub>		V <sub>DD</sub> =5.5V, V <sub>IL</sub> =0.4V	- 0.5		- 40	μA
	I <sub>IR</sub>	RST* <sup>2</sup>	V <sub>DD</sub> =5.5V, V <sub>IL</sub> =0.4V	- 1.5		- 400	μA
I/O leakage current	I <sub>IZ</sub>	PA to PG, PI to PK, MP, AN0 to AN3, CS0, SI0, SO0, RST* <sup>2</sup>	V <sub>DD</sub> =5.5V VI=0, 5.5V			± 10	μA
Open drain output leakage current (N-CH Tr OFF in state)	I <sub>IOH</sub>	PH	V <sub>DD</sub> =5.5V V <sub>OH</sub> =12V			50	μA
Supply current * <sup>3</sup>	I <sub>DD</sub>	V <sub>DD</sub>	Crystal oscillation (C1=C2=15pF) of 12MHz		21	45	mA
	I <sub>DDS1</sub>		V <sub>DD</sub> =5V ± 10% * <sup>4</sup>				
	I <sub>DDS2</sub>		SLEEP mode		1.1	8	mA
			V <sub>DD</sub> =5V ± 10%				
Input capacity	C <sub>IN</sub>	Other than V <sub>DD</sub> , V <sub>SS</sub> , AV <sub>DD</sub> , AV <sub>SS</sub> pins	STOP mode			10	μA
			V <sub>DD</sub> =5V ± 10%				
			Clock 1MHz 0V other than the measured pins		10	20	pF

\* 1) RST pin specifies only when the power on reset circuit has been selected with mask option.

\* 2) RST pin specifies the input current when the pull-up resistance is selected, and specifies leakage current when non-resistance is selected.

\* 3) When entire output pins are open.

\* 4) When setting upper 2 bits (CPU clock selection) of clock control register CLC (address: 00FEH) to "00" and operating in high speed mode (1/2 dividing clock).




**AC Characteristics****(1) Clock timing**

(Ta = -20 to +75 °C, Vdd=4.5 to 5.5V, Vss=0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
System clock frequency	fc	XTAL EXTAL	Fig. 1, Fig. 2	1	12	MHz
System clock input pulse width	txL txH	EXTAL	Fig. 1, Fig. 2 (External clock drive)	37.5		ns
System clock input rising and falling times	tcr tcf				200	ns
Event count clock input pulse width	tel teH	EC	Fig. 3	tsys* +50		ns
Event count clock input rising and falling times	ter teF	EC	Fig. 3		20	ms

\* tsys indicates three values according to the contents of the clock control register (address; 00FEH) upper 2 bits (CPU clock selection).

tsys [ns] = 2000/fc (Upper 2-bit="00"), 4000/fc (Upper 2-bit="01"), 16000/fc (Upper 2-bit="11")

**Fig. 1 Clock timing****Fig. 2 Clock applying condition****Fig. 3 Event count clock timing**

## (2) Serial transfer (CH0)

(Ta= - 20 to +75 °C, Vdd=4.5 to 5.5V, Vss=0V)


Item	Symbol	Pin	Condition	Min.	Max.	Unit
CS0 ↓ → SCK0 delay time	t <sub>DCSK</sub>	SCK0	Chip select transfer mode (SCK0=output mode)		t <sub>sys</sub> +200	ns
CS0 ↑ → SCK0 floating delay time	t <sub>DCSKF</sub>	SCK0			t <sub>sys</sub> +200	ns
CS0 ↓ → SO0 delay time	t <sub>DCSO</sub>	SO0	Chip select transfer mode		t <sub>sys</sub> +200	ns
CS0 ↓ → SO0 floating delay time	t <sub>DCSOF</sub>	SO0			t <sub>sys</sub> +200	ns
CS0 high level width	t <sub>WHCS</sub>	CS0		t <sub>sys</sub> +200		ns
SCK0 cycle time	t <sub>KCY</sub>	SCK0	Input mode	2t <sub>sys</sub> +200		ns
			Output mode	16000/fc		ns
SCK0 high and low level widths	t <sub>KL</sub>	SCK0	Input mode	t <sub>sys</sub> +100		ns
			Output mode	8000/fc-50		ns
SIO Input setup time (against SCK0 ↑ )	t <sub>SIK</sub>	SIO	SCK0 input mode	100		ns
			SCK0 output mode	200		ns
SIO input hold time (against SCK0 ↑ )	t <sub>KSI</sub>	SIO	SCK0 input mode	t <sub>sys</sub> +200		ns
			SCK0 output mode	100		ns
SCK0 ↓ → SO0 delay time	t <sub>KSO</sub>	SO0	SCK0 input mode		t <sub>sys</sub> +200	ns
			SCK0 output mode		100	ns

Note 1) t<sub>sys</sub> indicates three values according to the contents of the clock control register (address; 00FEH)  
upper 2 bits (CPU clock selection).

t<sub>sys</sub> [ns] = 2000/fc (Upper 2-bit="00"), 4000/fc (Upper 2-bit="01"), 16000/fc (Upper 2-bit="11")

2) The Load of SCK0 output mode and SO0 output delay time is 50pF+1TTL.

Fig. 4 Serial transfer CH0 timing



## Serial transfer (CH1) (SIO mode)

(Ta = -20 to +75°C, VDD=4.5 to 5.5V, VSS=0V)


Item	Symbol	Pin	Condition	Min.	Max.	Unit
SCK1 cycle time	tkcy	SCK1	Input mode	2t <sub>sys</sub> +200		ns
			Output mode	16000/fc		ns
SCK1 high and low level widths	tkL tkH	SCK1	Input mode	t <sub>sys</sub> +100		ns
			Output mode	8000/fc - 50		ns
SI1 input setup time (against SCK1 ↑)	tsIK	SI1	SCK1 input mode	100		ns
			SCK1 output mode	200		ns
SI1 input hold time (against SCK1 ↑)	t <sub>KI</sub>	SI1	SCK1 input mode	t <sub>sys</sub> +200		ns
			SCK1 output mode	100		ns
SCK1 ↓ → SO1 delay time	t <sub>KO</sub>	SO1	SCK1 input mode		t <sub>sys</sub> +200	ns
			SCK1 output mode		100	ns

Note 1) t<sub>sys</sub> indicates three values according to the contents of the clock control register (address; 00FEH)  
upper 2 bits (CPU clock selection).

t<sub>sys</sub> [ns] = 2000 /fc (Upper 2-bit="00"), 4000/fc (Upper 2-bit="01"), 16000/fc (Upper 2-bit="11").

2) The Load of SCK1 output mode and SO1 output delay time is 50pF +1TTL.

Fig. 5 Serial transfer CH1 timing (SIO mode)



## Serial transfer (CH1) (Special mode)


(Ta=-20 to +75 °C, VDD=4.5 to 5.5V, VSS=0V)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
SO1 cycle time	tLCY	SO1 SI1	Note 1)		104		μs
SI1 data setup time	tLSU	SI1		2			μs
SI1 data hold time	tLHD	SI1		2			μs

Note 1) tLCY specifies only serial mode register (CH1) (SIOM1: Address 01FAh) lower 2 bits (SO1 clock selection) has been set at 104 μs.

2) The Load of SO1 pin is 50pF +1TTL.

Fig. 6 Serial transfer CH1 timing (Special mode)




## (3) A/D converter characteristics

(Ta = -20 to +75 °C, Vdd=AVdd=4.5 to 5.5V, AVref=4.0V to AVdd, Vss=AVss=0V)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error			Ta=25 °C Vdd=AVdd=5.0V Vss=AVss=0V			± 1	LSB
Zero transition voltage	Vzt *1			- 10	30	70	mV
Full scale transition voltage	Vft *2			4930	4970	5010	mV
Conversion time	tconv			160/fadc *3			μs
Sampling time	tsamp			12/fadc *3			μs
Reference input voltage	Vref	AVref		AVdd - 0.5		AVdd	V
Analog input voltage	Vian	AN0 to AN11		0		AVref	V
AVref current	Iref	AVref	Operating mode		0.6	1.0	mA
	irefs		SLEEP mode STOP mode			10	μA

Fig. 7. Definitions of A/D converter terms



\*1) Vzt: Indicates the value that digital conversion value changes from 00H to 01H and vice versa.

\*2) Vft: Indicates the value that digital conversion value changes from FEH to FFH and vice versa.

\*3) The value of fadc is as follows by selecting ADC operation clock (MSC: Address 01FFH bit 0).

When PS2 is selected,  $f_{ADC} = f_C / 2$

When PS1 is selected,  $f_{ADC} = f_C$

## (4) Interruption, reset input

(Ta = -20 to +75°C, Vdd=4.5 to 5.5V, Vss=0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
External interruption high and low level widths	tIH, tIL	INT0, INT1, INT2 PJ0 to PJ7		1		μs
Reset input low level width	trSL	RST		8/fc		μs

Fig. 8 Interruption input timing





Fig. 9 Reset input timing



## (5) Power on reset


Power on reset \*

(Ta = -20 to +75°C, Vdd=4.5 to 5.5V, Vss=0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
Power supply rising time	tr	Vdd	Power on reset	0.05	50	ms
Power supply cut-off time	toff		Repetitive power on reset	1		ms

\* Specifies only when power on reset function is selected.

Fig. 10 Power on reset



The power supply should rise smoothly.


## (6) General purpose prescaler

(Ta=-20 to +75°C, Vdd=4.5 to 5.5V, Vss=0V)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
External clock input frequency	fPCK	PCK				12	MHz
External clock input pulse width	tWH, tWL	PCK		33			ns
External clock input rising and falling times	tr, tf	PCK				200	ns
Prescaler output delay time (against PCK ↑ )	tPLH	PO	External clock input PCK tr=tf=6ns		80	130	ns
	tPHL				60	100	ns
Prescaler output rising and falling times	trLH	PO	External clock input PCK tr=tf=6ns		50	100	ns
	tTHL				20	40	ns

Note) The Load of PO pin is 50pF.

Fig. 11 General purpose prescaler timing




## (7) Others

(Ta = -20 to +75°C, Vdd=4.5 to 5.5V, Vss=0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
CFG input high and low level widths	tCFH, tCFL	CFG		tsys+200		ns
DFG Input high and low level widths	tDFH, tDFL	DFG		1000/fc+200		ns
DPG minimum pulse width	tDPW	DPG		50		ns
DPG minimum removal time	trem	DPG		50		ns
PBCTL input high and low level widths	tCTH, tCTL	PBCTL	tsys=2000/fc	tsys+200		ns
EXI Input high and low level widths	teIH, teIL	EXI0 EXI1	tsys=2000/fc	tsys+200		ns


Note) tsys indicates three values according to the contents of the clock control register (address; 00FEH) upper 2 bits (CPU clock selection).

tsys [ns] = 2000/fc (Upper 2-bit="00"), 4000/fc (Upper 2-bit="01"), 16000/fc (Upper 2-bit="11")

**Fig. 12 Others timing**

## Supplement

Fig. 13 Recommended oscillation circuit



Manufacturer	Model	Frequency range (MHz)	C <sub>1</sub> , C <sub>2</sub> (pF)
MURATA MFG CO., LTD.	CSA12.0MTZ0C3	12	30



Manufacturer	Model	Frequency range (MHz)	C <sub>1</sub> , C <sub>2</sub> (pF)
RIVER ELETEC CO., LTD.	HC-49/U03	12	12
KINSEKI LTD.	HC-49/U	12	15
CITIZEN WATCH CO., LTD.	CSA-309	12	10

## Mask option table




Item	Content	
Reset pin pull-up resistor	Non-existent	Existent
Power on reset circuit	Non-existent	Existent
Input circuit format Note)	C-MOS schmitt	TTL schmitt

Note) In PG4/SYNC0 pin and PG5/SYNC1 pin, the input circuit format can be selected to every pin.

## Characteristics Curve



## Package Outline      Unit : mm



Detailed diagram of A  
 Note) Dimensions marked with a  $\pm$  does not include trim residue.