


## 8-bit 20 MSPS Flash A/D Converter (TTL I/O)

**Description**

CXA1096P is an 8-bit 20 MSPS high speed A/D converter IC. This IC is suitable for a wide range of applications where A/D high speed operation is required.

**Features**

- Resolution 8-bit  $\pm 1/2$  LSB
- High speed operation 20MSPS
- Wide band analog input 8MHz (-3dB)
- Low input capacitance 30pF (Typ.)
- Low power consumption 390mW (Typ.)
- I/O level TTL
- Two ways of power supply (Single +5V or dual +5V/-5.2V)
- Sample and Hold amplifier not required
- Binary or Two's complement mode
- Pin replacable with TDC1048 (TRW)

**Structure**


Bipolar silicon monolithic IC

**Applications**

- Digital TV
- High speed signal processing

**Function**

8-bit, 20MSPS flash A/D converter

**Block Diagram**

E89646-HP

**Absolute Maximum Ratings (Ta = 25°C)**

• Supply voltage	VCC—DGND VEE—AGND AGND—DGND	0 to +6 0 to -6 0 to +6	V
• Input voltage(analog)	VIN	VEE to AGND +0.3	V
• Input voltage (reference)	VRT, VRB, VRM   VRT — VRB	VEE to AGND +0.3 2.5	V
• Input current (VRM)	IVRM	-3 to +3	mA
• Input voltage (digital)	CLK, MINV, LINV	DGND—0.5 to VCC	V
• Storage temperature	Tstg	-55 to +150	°C
• Allowable power dissipation	PD	1.48	W

**Recommended Operating Conditions**

• Supply voltage (Single supply)	VCC, AGND DGND, VEE	4.75 to 5.25 0	V
(Dual supply)	VCC VEE DGND, AGND	4.75 to 5.25 -5.5 to -4.75 0	V
• Reference input	VRT VRB	AGND -0.1 to AGND +0.1 AGND -2.2 to AGND -1.8	V
• Analog input	VIN	VRB to VRT	
• Clock pulse width	TPW1 TPW0	35 (Min.) 10 (Min.)	ns ns
• Operating temperature	Topr	-20 to +75	°C

3

## Pin Description and Equivalent Circuit

No.	Symbol	Voltage	Equivalent circuit	Description
1 to 4 13 to 16	D0 to D7	TTL		Digital data output pin D0 (LSB) to D7 (MSB)
5, 11	DGND	GND		Digital GND. Separated from AGND.
6, 10	Vcc	5V (Typ.)		Digital power supply
7,8,9	VEE	GND (Single supply) -5V (Dual supply)		Analog power supply
12	LINV	TTL		Input pins for output polarity inversion of D0 (LSB) to D6 (See the Output Coding) when open "1" is maintained.
17	CLK	TTL		Clock input pin
18	VRT	5V (Typ.) (Single supply) GND (Dual supply)		Reference voltage (Upper level)
26	VRB	3V (Typ.) (Single supply) -2V (Typ.) (Dual supply)		Reference voltage (Lower level)
27	VRM	4V (Typ.) (Single supply) -1V (Typ.) (Dual supply)		Middle point of reference voltage can be used as the compensation pin for linearity

No.	Symbol	Voltage	Equivalent circuit	Description
19, 25	AGND	5V (Typ.) (Single supply) GND (Dual supply)		Analog power supply
21, 23	VIN	VRT to VRB		Analog input Pin 21 and 23 should be connected together.
28	MINV	TTL		Input pin for output polarity inversion of D7 (MSB) when open "1" is maintained.

3

**Output Coding**

MINV	0	0	1	1
LINV	0	1	0	1
AGND	1 1 1 . . . 1 1	1 0 0 . . . 0 0	0 1 1 . . . 1 1	0 0 0 . . . 0 0
	1 1 1 . . . 1 0	1 0 0 . . . 0 1	0 1 1 . . . 1 0	0 0 0 . . . 0 1
	.	.	.	.
	.	.	.	.
VIN	1 0 0 . . . 0 0	1 1 1 . . . 1 1	0 0 0 . . . 0 0	0 1 1 . . . 1 1
	0 1 1 . . . 1 1	0 0 0 . . . 0 0	1 1 1 . . . 1 1	1 0 0 . . . 0 0
	.	.	.	.
	.	.	.	.
AGND-2V	0 0 0 . . . 0 1	0 1 1 . . . 1 0	1 0 0 . . . 0 1	1 1 1 . . . 1 0
	0 0 0 . . . 0 0	0 1 1 . . . 1 1	1 0 0 . . . 0 0	1 1 1 . . . 1 1

1 :  $V_{IH}$ ,  $V_{OH}$   
0 :  $V_{IL}$ ,  $V_{OL}$

**Electrical Characteristics  
(Single supply)**

$V_{CC} = +5V$ ,  $DGND = 0V$ ,  $AGND = +5V$ ,  $VEE = 0V$ ,  
 $V_{RT} = +5V$ ,  $V_{RB} = +3V$ ,  $T_a = 25^\circ C$

Item	Symbol	Test condition		Min.	Typ.	Max.	Unit	
Maximum conversion rate	$F_C$	$V_{IN} = 5 \text{ to } 3V$ $F_{IN} = F_C/4 - 1 \text{ kHz}$		20			MSPS	
Supply current	$I_{CC} + I_{EE}$			56	71	91	mA	
Reference pin current	$I_{REF}$			11	15	18	mA	
Analog input bandwidth	$BW$			8			MHz	
Analog input capacitance	$C_{IN}$	$V_{IN} = 4V + 0.07V_{rms}$			30	35	pF	
Analog input bias current	$I_{IN}$	$V_{IN} = 4V$		15	50	110	$\mu A$	
Reference resistance ( $V_{RT}$ to $V_{RB}$ )	$R_{REF}$				130		$\Omega$	
Offset voltage	$V_{RT}$	$E_{OT}$			8	13	19	mV
	$V_{RB}$	$E_{OB}$			0	5	11	mV
Digital input voltage	$V_{IH}$			2.0			V	
	$V_{IL}$					0.8	V	
Digital input current	$I_{IH}$	$V_{CC} = \text{Max.}$	$V_{IH} = 2.7V$	0	-100	-150	$\mu A$	
	$I_{IL}$		$V_{IL} = 0.5V$	-0.1	-0.32	-0.5	mA	
Digital output voltage	$V_{OH}$	$V_{CC} = \text{Min.}$	$I_{OH} = -500\mu A$	2.7	3.4		V	
	$V_{OL}$		$I_{OL} = 3mA$			0.5	V	
Output data delay	$T_{DLH}$	LOAD 1			15	19	22	ns
	$T_{DHL}$				22	27	31	ns
Non linearity	$E_L$	$F_C = 20 \text{ MSPS}$ $V_{IN} = 5 \text{ to } 3V$				$\pm 1/2$	LSB	
Differential non linearity	$E_D$	$F_C = 20 \text{ MSPS}$				$\pm 1/2$	LSB	
Differential gain error	$DG$	NTSC 40 IRE mod. ramp, $F_C = 14.3 \text{ MSPS}$				1.5	%	
Differential phase error	$DP$					0.5	deg.	
Aperture jitter	$E_{AP}$				30		ps	
Sampling delay	$tds$			5	7	9	ns	


**Electrical Characteristics  
(Dual supply)**

$V_{CC} = +5V$ ,  $DGND = 0V$ ,  $AGND = 0V$ ,  $VEE = -5V$ ,  
 $V_{RT} = 0V$ ,  $V_{RB} = -2V$ ,  $T_a = 25^\circ C$


Item	Symbol	Test condition		Min.	Typ.	Max.	Unit
Maximum conversion rate	$F_C$	$V_{IN} = 0$ to $-2V$ $F_{IN} = F_C/4 = 1$ kHz		20			MSPS
Supply current	$I_{CC}$			7	10	14	mA
	$I_{EE}$			50	62	78	mA
Reference pin current	$I_{REF}$			11	15	18	mA
Analog input bandwidth	$BW$			8			MHz
Analog input capacitance	$C_{IN}$	$V_{IN} = -1V$ + 0.07Vrms			30	35	pF
Analog input bias current	$I_{IN}$	$V_{IN} = -1V$		15	50	110	$\mu A$
Reference resistance ( $V_{RT}$ to $V_{RS}$ )	$R_{REF}$				130		$\Omega$
Offset voltage	$V_{RT}$	$E_{OT}$		8	13	19	mV
	$V_{RB}$	$E_{OB}$		0	5	11	mV
Digital input voltage	$V_{IH}$			2.0			V
	$V_{IL}$					0.8	V
Digital input current	$I_{IH}$	$V_{CC} = \text{Max.}$	$V_{IH} = 2.7V$	0	-100	-150	$\mu A$
	$I_{IL}$		$V_{IL} = 0.5V$	-0.1	-0.32	-0.5	mA
Digital output voltage	$V_{OH}$	$V_{CC} = \text{Min.}$	$I_{OH} = -500\mu A$	2.7	3.4		V
	$V_{OL}$		$I_{OL} = 3mA$			0.5	V
Output data delay	$T_{DOLH}$	LOAD 1		15	19	22	ns
	$T_{DOLL}$			22	27	31	ns
Non linearity	$E_L$	$F_C = 20$ MSPS $V_{IN} = 0$ to $-2V$				$\pm 1/2$	LSB
Differential non linearity	$E_D$	$F_C = 20$ MSPS				$\pm 1/2$	LSB
Differential gain error	$DG$	NTSC 40 IRE mod. ramp, $F_C = 14.3$ MSPS				1.5	%
Differential phase error	$DP$					0.5	deg.
Aperture jitter	$E_{AP}$				30		ps
Sampling delay	$t_{DS}$			5	7	9	ns

## **Application Circuit**


### Single supply





## Dual supply





## **Electrical Characteristics Test Circuit**






**Note)** VIN pin is connected to VRT pin for ICC and IEE measurement.




### LOAD1 Test Load for Output data delay

Aperture jitter      }  
 Sampling delay      } Test circuit




Test circuit of digital output voltage (D0 to D7)






Test circuit of digital input current (CLK, MINV, LINV)

### Timing Chart



## Application Circuit (Single supply)








**Application Circuit (Dual supply)**



## Notes on Application

1. Each of DGND pins (5, 11) and each of VCC Pins (6, 10) are divided in internal circuit. All of the pins should be connected to respective PCB patterns.
2. Layout of the analog and digital sections should be separated to reduce noise effect.  
VEE pins to AGND and VCC pins to DGND should be bypassed as closely as possible by means of  $1\mu F$  and  $0.01\mu F$  capacitors.  
For the  $0.01\mu F$ , a ceramic chip capacitor should be used.
3. The input capacitance of the analog input is much smaller than that of the Flash Type A/D converters in use so far. It is necessary to use an amplifier with sufficient band width and driving power.  
Pins VIN (21, 23) are divided in it, so they should be connected together. When driving with a low output impedance amplifier, parasitic oscillation may occur. This can be prevented by introducing between the amplifier output and A/D input a small resistance of 2 to  $10\Omega$  with smaller inductance, in series. And, that also each VIN pins are divided with small resistances (shown in the Application Circuit) is effective.  
The amplifier output and A/D input should be connected as closely as possible.
4. Voltage between VRT to VRB is equivalent to the dynamic range of the analog input. VRB pin should be bypassed to AGND by means of  $1\mu F$  and  $0.01\mu F$  capacitors.  
Through bypassing VRM pin with a  $0.01\mu F$  capacitor to AGND, characteristics at high frequency become more balanced. Also, VRM pin can be used as a trimming pin for more precise linearity compensation.
5. CLK line should be wired in short distance and that should be separated from the other section to reduce the inductive.
6. Analog input signal is sampled at the positive going edge of the CLK, and a corresponding digital data appears to the output parts at the negative going edge with a short delay time (TDLH, TDHL).  
If digital data will be latched externally, it should be latched at the negative going edge. (See the Timing Chart)
7. It is recommended to connect free pins to AGND for prevention of noise effect.



**3**



**F<sub>c</sub> max vs. Ambient temperature****C<sub>IN</sub> vs. V<sub>IN</sub> - Input DC level****I<sub>CC</sub> vs. Ambient temperature****I<sub>EE</sub> vs. Ambient temperature**

**TDLH, TDHL vs. Ambient temperature****tds vs. Ambient temperature**

3

**SNR vs. FIN****Effective bit vs. FIN**

**Package Outline Unit : mm**