

# MOS INTEGRATED CIRCUIT $\mu$ PD43256B-X

# 256K-BIT CMOS STATIC RAM 32K-WORD BY 8-BIT EXTENDED TEMPERATURE OPERATION

## Description

The  $\mu$ PD43256B-X is a high speed, low power, and 262,144 bits (32,768 words by 8 bits) CMOS static RAM. The  $\mu$ PD43256B-X is an extended-operating-temperature version of the  $\mu$ PD43256B (X version : T<sub>A</sub> = -25 to +85 °C). And A and B versions are low voltage operations. Battery backup is available. The  $\mu$ PD43256B-X is packed in 28-pin plastic TSOP (I) (8 x 13.4 mm).

## Features

- 32,768 words by 8 bits organization
- Fast access time: 70, 85, 100, 120, 150 ns (MAX.)
- Operating ambient temperature: TA = -25 to +85 °C
- Low voltage operation (A version: Vcc = 3.0 to 5.5 V, B version: Vcc = 2.7 to 5.5 V)
- Low Vcc data retention: 2.0 V (MIN.)
- /OE input for easy application

	Part number	Access time	Operating supply	Operating ambient	Supply current		
		ns (MAX.)	voltage	temperature	At operating	At standby	At data retention
			V	°C	mA (MAX.)	μΑ (MAX.)	$\mu A (MAX.)^{Note1}$
٢	μPD43256B-xxX	70, 85	4.5 to 5.5	-25 to +85	45	50	2
	μPD43256B-AxxX	85 <sup>Note2</sup> , 100, 120 <sup>Note2</sup>	3.0 to 5.5				
	μPD43256B-BxxX <sup>Note2</sup>	100, 120 <sup>Note2</sup> , 150 <sup>Note2</sup>	2.7 to 5.5		40		

Notes 1. TA  $\leq$  40 °C, Vcc = 3.0 V

2. 100 s (MAX.) (Vcc = 4.5 to 5.5 V)

## Version X

This Data sheet can be applied to the version X. Each version is identified with its lot number. Letter X in the fifth character position in a lot number signifies version X.

NEC	JAPAN	
D43256B-X		
0000000	000	

Lot number

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

Document No. M11012EJ4V0DSJ1 (4th edition) Date Published December 2000 NS CP (K) Printed in Japan The mark  $\star$  shows major revised points.

© NEC Corporation 1995



## ★ Ordering Information


Part number	Package	Access time ns (MAX.)	Operating supply voltage	Operating ambient temperature	Remark
			V	°C	
μPD43256BGW-70X-9JL	28-PIN PLASTIC TSOP(I)	70	4.5 to 5.5	-25 to +85	
μPD43256BGW-85X-9JL	(8x13.4) (Normal bent)	85			
μPD43256BGW-A85X-9JL		85	3.0 to 5.5		A version
μPD43256BGW-A10X-9JL		100			
μPD43256BGW-A12X-9JL		120			
μPD43256BGW-B10X-9JL		100	2.7 to 5.5		B version
μPD43256BGW-B12X-9JL		120			
μPD43256BGW-B15X-9JL		150			
μPD43256BGW-70X-9KL	28-PIN PLASTIC TSOP(I)	70	4.5 to 5.5		
μPD43256BGW-85X-9KL	(8x13.4) (Reverse bent)	85			
μPD43256BGW-A85X-9KL		85	3.0 to 5.5		A version
μPD43256BGW-A10X-9KL		100			
μPD43256BGW-A12X-9KL	]	120			
μPD43256BGW-B10X-9KL		100	2.7 to 5.5		B version
μPD43256BGW-B12X-9KL	]	120	]		
μPD43256BGW-B15X-9KL		150			

## ★ Pin Configurations (Marking Side)

/xxx indicates active low signal.

NEC

## 28-PIN PLASTIC TSOP(I) (8x13.4) (Normal bent) [μPD43256BGW-xxX-9JL] [μPD43256BGW-AxxX-9JL] [μPD43256BGW-BxxX-9JL]



## 28-PIN PLASTIC TSOP(I) (8x13.4) (Reverse bent) [μPD43256BGW-xxX-9KL] [μPD43256BGW-AxxX-9KL]


[μPD43256BGW-BxxX-9KL]

		_	
A10⊖	28	1	
/cs ○>	27	2	←─────────────────────── A11
I/O8 ○ <b>&gt;</b>	26	3	
I/07 ◯ <b>&gt;</b>	25	4	<b>←−−</b> ○ A8
I/O6 ◯ <b>&gt;</b>	24	5	←─────────────────────── A13
I/O5 ◯ <b>&gt;</b>	23	6	
I/O4 ◯ <b></b>	22	7	Vcc
GND O	21	8	<○ A14
I/O3 ○ <del>&lt; →</del>	20	9	←─────────────────────── A12
I/O2 ○ <del>&gt;</del>	19 1	0	<○ A7
I/O1 ○ <del>&lt; →</del>	18 1	1	←──── A6
A0 O►	17 1	2	<○ A5
A1 O►	16 1	3	<b>≺</b> —⊖ A4
A2 ○	15 1	4	<○ A3

A0 - A14	:	Address inputs
I/O1 - I/O8	:	Data inputs / outputs
/CS	:	Chip Select
/WE	:	Write Enable
/OE	:	Output Enable
Vcc	:	Power supply
GND	:	Ground

Remark Refer to Package Drawings for the 1-pin index mark.

## **Block Diagram**



GND O------

## **Truth Table**

/CS	/OE	/WE	Mode	I/O	Supply current
Н	×	×	Not selected	High impedance	lsв
L	н	Н	Output disable		ICCA
L	×	L	Write	Din	
L	L	Н	Read	Dout	

 $\textbf{Remark} \ \times : V_{\text{IH}} \text{ or } V_{\text{IL}}$ 

## **Electrical Specifications**

## **Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	Vcc		-0.5 <sup>Note</sup> to +7.0	V
Input / Output voltage	VT		-0.5 <sup>Note</sup> to Vcc + 0.5	V
Operating ambient temperature	TA		-25 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

Note -3.0 V (MIN.) (Pulse width : 50 ns)

Caution Exposing the device to stress above those listed in Absolute Maximum Rating could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

## **Recommended Operating Conditions**

Parameter	Symbol	Condition	μPD432	μPD43256B-xxX		μPD43256B-AxxX		μPD43256B-BxxX	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Supply voltage	Vcc		4.5	5.5	3.0	5.5	2.7	5.5	V
High level input voltage	Vін		2.4	Vcc+0.5	2.4	Vcc+0.5	2.4	Vcc+0.5	V
Low level input voltage	VIL		-0.3 <sup>Note</sup>	+0.6	-0.3 <sup>Note</sup>	+0.4	-0.3 <sup>Note</sup>	+0.4	V
Operating ambient temperature	TA		-25	+85	-25	+85	-25	+85	°C

Note -3.0 V (MIN.) (Pulse width: 50 ns)

## Capacitance (T<sub>A</sub> = 25 °C, f = 1 MHz)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	CIN	$V_{IN} = 0 V$			5	pF
Input / Output capacitance	Cı/o	V1/0 = 0 V			8	pF

Remarks 1. VIN : Input voltage

Vi/o : Input / Output voltage

2. These parameters are periodically sampled and not 100% tested.

 $\star$ 

Parameter	Symbol	Test condition		D43256B-	xxX	Unit
			MIN.	TYP.	MAX.	
Input leakage current	lu	V <sub>IN</sub> = 0 V to V <sub>CC</sub>	-1.0		+1.0	μA
I/O leakage current	Ilo	$V_{I/O} = 0 V$ to $V_{CC}$ , $OE = V_{IH}$ or	-1.0		+1.0	μA
		/CS = VIH or /WE = VIL				
Operating supply current	ICCA1	/CS = VIL, Minimum cycle time, II/0 = 0 mA			45	mA
	ICCA2	/CS = VIL, II/0 = 0 mA			15	
	Іссаз	/CS $\leq$ 0.2 V, Cycle = 1 MHz,			15	
		$I_{VO} = 0 \text{ mA}, \text{ V}_{IL} \leq 0.2 \text{ V}, \text{ V}_{IH} \geq V_{CC} - 0.2 \text{ V}$				
Standby supply current	lsв	/CS = VIH			3	mA
	ISB1	$/CS \ge V_{CC} - 0.2 V$		1.0	50	μA
High level output voltage	Voh1	Iон = -1.0 mA	2.4			V
	Vон2	Іон = -0.1 mA	Vcc-0.5			
Low level output voltage	Vol	IoL = 2.1 mA 0.4		0.4	V	

## DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted) (1/2)

Remarks 1. VIN : Input voltage

Vi/o : Input / Output voltage

2. These DC characteristics are in common regardless of package types.

Parameter	Symbol	Test co	ndition		μPD4	43256B-	AxxX	μPD	Unit		
					MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Input leakage current	lu	V <sub>IN</sub> = 0 V to V <sub>CC</sub>			-1.0		+1.0	-1.0		+1.0	μA
I/O leakage current	Ilo	VI/O = 0 V to Vcc, /OE	= VIH or		-1.0		+1.0	-1.0		+1.0	μA
		/CS = VIH or /WE = VI	L								
Operating supply current	ICCA1	/CS = VIL,	μPD43	256B-A85X			45			-	mA
		Minimum cycle time,	μPD43	256B-A10X			40			-	
		lı/o = 0 mA	μPD43	256B-A12X			40			-	
			μPD43	256B-B10X			-			40	
			μPD43	256B-B12X			-			40	
			μPD43	256B-B15X			-			40	
				$Vcc \leq 3.3 V$			_			25	
	ICCA2	$/CS = V_{IL}, I_{I/O} = 0 \text{ mA}$					15			15	
				$Vcc \leq 3.3 V$			_			10	
	Іссаз	/CS $\leq$ 0.2 V, Cycle =	1 MHz, I	vo = 0 mA,			15			15	
		$V_{\text{IL}} \leq 0.2 \text{ V}, \text{ V}_{\text{IH}} \geq V_{\text{CC}}$	– 0.2 V	$V_{CC} \le 3.3 \text{ V}$			-			10	
Standby supply current	lsв	/CS = VIH					3			3	mA
				$Vcc \leq 3.3 V$			_			2	
	ISB1	$/CS \ge V_{CC} - 0.2 V$				1.0	50		1.0	50	μA
				$Vcc \leq 3.3 V$			_			25	
High level output voltage	Voh1	Іон = −1.0 mA, Vcc ≥	Іон = −1.0 mA, Vcc ≥ 4.5 V		2.4			2.4			V
		Іон = –0.5 mA, Vcc < 4.5 V		2.4			2.4				
	Vон2	Іон = -0.02 mA			Vcc-			Vcc-			
					0.1			0.1			
Low level output voltage	Vol	$I_{OL} = 2.1 \text{ mA}, \text{ Vcc} \ge 4.1 \text{ mA}$	5 V				0.4			0.4	V
		lo∟ = 1.0 mA, Vcc < 4	.5 V				0.4			0.4	
	Vol1	lo∟ = 0.02 mA					0.1			0.1	

## DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted) (2/2)

Remarks 1. VIN : Input voltage


Vi/o : Input / Output voltage

2. These DC characteristics are in common regardless of package types.

## AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)


#### **AC Test Conditions**

NEC




#### **Output Load**

AC characteristics should be measured with the following output load conditions.



**Remark** CL includes capacitance of the probe and jig, and stray capacitance.

[μPD43256B-A85X, μPD43256B-A10X, μPD43256B-A12X, μPD43256B-B10X, μPD43256B-B12X, μPD43256B-B15X] Input Waveform (Rise and Fall Time ≤ 5 ns)



#### Output Load

AC characteristics should be measured with the following output load conditions.

taa, tacs, toe, toh	tснz, tclz, toнz, tolz, twнz, tow
1TTL + 50 pF	1TTL + 5 pF

\*

 $\star$ 

## Read Cycle (1/2)

Parameter	Symbol		$V_{CC} \ge 4.5 V$						
		μPD432	56B-70X	μPD43256B-85X		μPD43256B-AxxX			dition
						μPD4325	6B-BxxX		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	trc	70		85		100		ns	
Address access time	<b>t</b> AA		70		85		100	ns	Note
/CS access time	tacs		70		85		100	ns	
/OE access time	toe		35		40		50	ns	
Output hold from address change	tон	10		10		10		ns	
/CS to output in low impedance	tc∟z	10		10		10		ns	
/OE to output in low impedance	toLz	5		5		5		ns	
/CS to output in high impedance	tснz		30		30		35	ns	
/OE to output in high impedance	tонz		30		30		35	ns	

Note See the output load.

**Remark** These AC characteristics are in common regardless of package types and L, LL versions.

## Read Cycle (2/2)


Parameter	Symbol			Vcc ≥	3.0 V	$V_{CC} \ge 2.7 V$							Unit	Con-	
		•	3256B- 5X	•	3256B- 0X	•	3256B- 2X		3256B- 0X	·	3256B- 2X		3256B- 5X		dition
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	trc	85		100		120		100		120		150		ns	
Address access time	taa		85		100		120		100		120		150	ns	Note
/CS access time	tacs		85		100		120		100		120		150	ns	
/OE access time	toe		50		60		60		60		60		70	ns	
Output hold from address change	tон	10		10		10		10		10		10		ns	
/CS to output in low impedance	tc∟z	10		10		10		10		10		10		ns	
/OE to output in low impedance	to∟z	5		5		5		5		5		5		ns	
/CS to output in high impedance	tснz		35		35		40		35		40		50	ns	
/OE to output in high impedance	tонz		35		35		40		35		40		50	ns	

Note See the output load.

Remark These AC characteristics are in common regardless of package types.

## **Read Cycle Timing Chart**

NEC





 $\star$ 

## Write Cycle (1/2)

Parameter	Symbol	$V_{CC} \ge 4.5 V$							Con-
		μPD432	56B-70X	μPD432	56B-85X	μPD4325	56B-AxxX		dition
						μPD4325	6B-BxxX	-	
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	70		85		100		ns	
/CS to end of write	tcw	60		70		80		ns	
Address valid to end of write	taw	60		70		80		ns	
Write pulse width	twp	55		60		70		ns	
Data valid to end of write	tow	30		35		40		ns	
Data hold time	tон	5		5		5		ns	
Address setup time	tas	0		0		0		ns	
Write recovery time	twr	0		0		0		ns	
/WE to output in high impedance	twнz		30		30		35	ns	Note
Output active from end of write	tow	5		5		5		ns	

Note See the output load.

Remark These AC characteristics are in common regardless of package types and L, LL versions.

## Write Cycle (2/2)


Parameter	Symbol			Vcc≥	3.0 V					Vcc ≥	2.7 V			Unit	Con-
		•	3256B- 5X		3256B- 0X	•	3256B- 2X		3256B- 0X	•	3256B- 2X	·	3256B- 5X		dition
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	85		100		120		100		120		150		ns	
/CS to end of write	tcw	70		70		90		70		90		100		ns	
Address valid to end of write	taw	70		70		90		70		90		100		ns	
Write pulse width	twp	60		60		80		60		80		90		ns	
Data valid to end of write	tow	60		60		70		60		70		80		ns	
Data hold time	tон	5		5		5		5		5		5		ns	
Address setup time	tas	0		0		0		0		0		0		ns	
Write recovery time	twr	0		0		0		0		0		0		ns	
/WE to output in high impedance	twнz		35		35		40		35		40		40	ns	Note
Output active from end of write	tow	5		5		5		5		5		5		ns	

Note See the output load.

Remark These AC characteristics are in common regardless of package types.

## Write Cycle Timing Chart 1 (/WE Controlled)

NEC




Cautions 1. /CS or /WE should be fixed to high level during address transition.

- 2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.
- Remarks 1. Write operation is done during the overlap time of a low level /CS and a low level /WE.
  - When /WE is at low level, the I/O pins are always high impedance. When /WE is at high level, read operation is executed. Therefore /OE should be at high level to make the I/O pins high impedance.
  - **3.** If /CS changes to low level at the same time or after the change of /WE to low level, the I/O pins will remain high impedance state.

Write Cycle Timing Chart 2 (/CS Controlled)

NEC



Cautions 1. /CS or /WE should be fixed to high level during address transition.

2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.

**Remark** Write operation is done during the overlap time of a low level /CS and a low level /WE.




## Low Vcc Data Retention Characteristics (T<sub>A</sub> = -25 to +85 °C)

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	Vccdr	$/CS \ge V_{CC} - 0.2 V$	2.0		5.5	V
Data retention supply current	ICCDR	$Vcc = 3.0 \text{ V}, /CS \ge Vcc - 0.2 \text{ V}$		0.5	20 <sup>Note</sup>	μA
Chip deselection to data retention mode	tcdr		0			ns
Operation recovery time	tR		5			ms

Note 2  $\mu$ A (T<sub>A</sub>  $\leq$  40 °C), 7  $\mu$ A (T<sub>A</sub>  $\leq$  70 °C)

## **Data Retention Timing Chart**





Note A version : 3.0 V, B version : 2.7 V


**Remark** The other pins (Address, /OE, /WE, I/O) can be in high impedance state.


★ Package Drawings

## 28-PIN PLASTIC TSOP(I) (8x13.4)











### NOTES


- 1. Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.
- 2. "A" excludes mold flash. (Includes mold flash : 8.4mm MAX.)


ITEM	MILLIMETERS
Α	8.0±0.1
В	0.6 MAX.
С	0.55 (T.P.)
D	$0.22\substack{+0.08 \\ -0.07}$
G	1.0
Н	12.4±0.2
I	11.8±0.1
J	0.8±0.2
К	$0.145\substack{+0.025\\-0.015}$
L	0.5±0.1
М	0.08
Ν	0.10
Р	13.4±0.2
Q	0.1±0.05
R	$3^{\circ}^{+7^{\circ}}_{-3^{\circ}}$
S	1.2 MAX.
	P28GW-55-9JL-2

## 28-PIN PLASTIC TSOP(I) (8x13.4)









## NOTE

- 1. Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.
- 2. "A" excludes mold flash. (Includes mold flash : 8.4mm MAX.)

ITEM	MILLIMETERS
A	8.0±0.1
В	0.6 MAX.
С	0.55 (T.P.)
D	$0.22\substack{+0.08 \\ -0.07}$
G	1.0
Н	12.4±0.2
I	11.8±0.1
J	0.8±0.2
к	$0.145\substack{+0.025\\-0.015}$
L	0.5±0.1
М	0.08
Ν	0.10
Р	13.4±0.2
Q	0.1±0.05
R	$3^{\circ}^{+7^{\circ}}_{-3^{\circ}}$
S	1.2 MAX.
	P28GW-55-9KL-2

## **Recommended Soldering Conditions**

Please consult with our sales offices for soldering conditions of the  $\mu$ PD43256B-X.

### **Types of Surface Mount Device**

μPD43256BGW-xxX-9JL: 28-PIN PLASTIC TSOP(I) (8x13.4) (Normal bent) μPD43256BGW-xxX-9KL: 28-PIN PLASTIC TSOP(I) (8x13.4) (Reverse bent) μPD43256BGW-AxxX-9JL: 28-PIN PLASTIC TSOP(I) (8x13.4) (Normal bent) μPD43256BGW-AxxX-9KL: 28-PIN PLASTIC TSOP(I) (8x13.4) (Reverse bent) μPD43256BGW-BxxX-9JL: 28-PIN PLASTIC TSOP(I) (8x13.4) (Normal bent) μPD43256BGW-BxxX-9KL: 28-PIN PLASTIC TSOP(I) (8x13.4) (Reverse bent)

# NEC

[MEMO]

## NOTES FOR CMOS DEVICES

## **①** PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

#### Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## **②** HANDLING OF UNUSED INPUT PINS FOR CMOS

#### Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

### **③** STATUS BEFORE INITIALIZATION OF MOS DEVICES

#### Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.