MITSUBISHI LSIs M6MGB/T162S4BVP

16,777,216-BIT (1,048,576 -WORD BY 16-BIT) CMOS 3.3V-ONLY FLASH MEMORY & 4,194,304-BIT (524,288-WORD BY 8-BIT) CMOS SRAM Stacked-MCP (Multi Chip Package)

DESCRIPTION

The MITSUBISHI M6MGB/T162S4BVP is a Stacked Multi Chip Package (S-MCP) that contents 16M-bits flash memory and 4M-bits Static RAM in a 48-pin TSOP (TYPE-I).

16M-bits Flash memory is a 1048576 words, 3.3V-only, and • Ambient temperature high performance non-volatile memory fabricated by CMOS technology for the peripheral circuit and DINOR(DIvided bit-line NOR) architecture for the memory cell. 4M-bits SRAM is a 262144words unsynchronous SRAM fabricated by silicon-gate CMOS technology.

M6MGB/T162S4BVP is suitable for the application of the mobile-communication-system to reduce both the mount space and weight.

FEATURES

Access time

Flash Memory 90ns (Max.) **SRAM** 85ns (Max.)


Vcc=2.7 ~ 3.6V Supply voltage

W version Ta=-20 ~ 85°C

• Package: 48-pin TSOP (Type-I), 0.4mm lead pitch


APPLICATION

Mobile communication products



16,777,216-BIT (1,048,576 -WORD BY 16-BIT) CMOS 3.3V-ONLY FLASH MEMORY & 4,194,304-BIT (524,288-WORD BY 8-BIT) CMOS SRAM Stacked-MCP (Multi Chip Package)

BLOCK DIAGRAM



M6MGB/T162S4BVP 16,777,216-BIT (1,048,576 -WORD BY 16-BIT) CMOS 3.3V-ONLY FLASH MEMORY & 4,194,304-BIT (524,288-WORD BY 8-BIT) CMOS SRAM Stacked-MCP (Multi Chip Package)

1. Flash Memory

DESCRIPTION

The Flash Memory of M6MGB/T162S4BVP is 3.3V-only high speed 16,777,216-bit CMOS boot block Flash Memories with alternating BGO (Back Ground Operation) feature. The BGO feature of the device allows Program or Erase operations to be performed in one bank while the device simultaneously allows Read operations to be performed on the other bank. This BGO feature is suitable for mobile and personal computing, and communication products. The Flash Memory of M6MGB/T162S4BVP is fabricated by CMOS technology for the peripheral circuits and DINOR(Divided bit line NOR) architecture for the memory cells.

FEATURES

TEATORES
• Organization1048,576 word x 16bit
• Organization1040,370 word x Tobit
• Supply voltage Vcc = 2.7~3.6V
• Supply Voltage
• Access time 90ns (Max.)
,
Power Dissipation
Read 54 mW (Max. at 5MHz)
(After Automatic Power saving) ······ 0.33μW (typ.)
Program/Erase ······126 mW (Max.)
Standby 0.33µW (typ.)
Deep power down mode ················ 0.33μW (typ.)
Auto program for Bank(I)
Program Time
Program Unit
(Byte Program)1word
(Page Program) ······128word
 Auto program for Bank(II)
Program Time4ms (typ.)
Program Unit128word
Auto Erase
Erase time 40 ms (typ.)
Erase Unit
Bank(I) Boot Block16Kword x 1
Parameter Block16Kword x 7
Bank(II) Main Block32Kword x 28

Program/Erase cycles 100Kcycles

 Boot Block M6MGB162S4BVP Bottom Boot M6MGT162S4BVP Top Boot

Other Functions

Soft Ware Command Control Selective Block Lock Erase Suspend/Resume Program Suspend/Resume Status Register Read Alternating Back Ground Program/Erase Operation Between Bank(I) and Bank(II)

16,777,216-BIT (1,048,576 -WORD BY 16-BIT) CMOS 3.3V-ONLY FLASH MEMORY & 4,194,304-BIT (524,288-WORD BY 8-BIT) CMOS SRAM Stacked-MCP (Multi Chip Package)

FUNCTION

The Flash Memory of M6MGB/T162S4BVP includes on-chip program/erase control circuitry. The Write State Machine (WSM) controls block erase and byte/page program operations. Operational modes are selected by the commands written to the Command User Interface (CUI). The Status Register indicates the status of the WSM and when the WSM successfully completes the desired program or block erase operation.

A Deep Powerdown mode is enabled when the F-RP# pin is at GND, minimizing power consumption.

Read

The Flash Memory of M6MGB/T162S4BVP has three read modes, which accesses to the memory array, the Device Identifier and the Status Register. The appropriate read command are required to be written to the CUI. Upon initial device powerup or after exit from deep powerdown, the Flash Memory automatically resets to read array mode. In the read array mode, low level input to F-CE# and OE#, high level input to WE# and F-RP#, and address signals to the address inputs (A19-A0:Word Mode) output the data of the addressed location to the data input/output (D15-D0:Word Mode).

Write

Writes to the CUI enables reading of memory array data, device identifiers and reading and clearing of the Status Register. They also enable block erase and program. The CUI is written by bringing WE# to low level, while F-CE# is at low level and OE# is at high level. Address and data are latched on the earlier rising edge of WE# and F-CE#. Standard micro-processor write timings are used.

Alternating Background Operation (BGO)

The Flash Memory of M6MGB/T162S4BVP allows to read array from one bank while the other bank operates in software command write cycling or the erasing / programming operation in the background. Read array operation with the other bank in BGO is performed by changing the bank address without any additional command. When the bank address points the bank in software command write cycling or the erasing / programming operation, the data is read out from the status register. The access time with BGO is the same as the normal read operation.

Output Disable

When OE# is at VIH, output from the devices is disabled. Data input/output are in a high-impedance(High-Z) state.

Standby

When F-CE# is at VIH, the device is in the standby mode and its power consumption is reduced. Data input/output are in a high-impedance(High-Z) state. If the memory is deselected during block erase or program, the internal control circuits remain active and the device consume normal active power until the operation completes.

Deep Power-Down

When F-RP# is at VIL, the device is in the deep powerdown mode and its power consumption is substantially low. During read modes, the memory is deselected and the data input/output are in a high-impedance(High-Z) state. After return from powerdown, the CUI is reset to Read Array , and the Status Register is cleared to value 80H.

During block erase or program modes, F-RP# low will abort either operation. Memory array data of the block being altered become invalid.

Automatic Power-Saving (APS)

The Automatic Power-Saving minimizes the power consumption during read mode. The device automatically turns to this mode when any addresses or F-CE# isn't changed more than 200ns after the last alternation. The power consumption becomes the same as the stand-by mode. While in this mode, the output data is latched and can be read out. New data is read out correctly when addresses are changed.

16,777,216-BIT (1,048,576 -WORD BY 16-BIT) CMOS 3.3V-ONLY FLASH MEMORY & 4,194,304-BIT (524,288-WORD BY 8-BIT) CMOS SRAM Stacked-MCP (Multi Chip Package)

SOFTWARE COMMAND DEFINITIONS

The device operations are selected by writing specific software command into the Command User Interface.

Read Array Command (FFH)

The device is in Read Array mode on initial device power up and after exit from deep powerdown, or by writing FFH to the Command User Interface. After starting the internal operation the device is set to the read status register mode automatically.

Read Device Identifier Command (90H)

It can normally read device identifier codes when Read Device Identifier Code Command(90H) is written to the command latch. Following the command write, the manufacturer code and the device code can be read from address 0000H and 0001H, respectively.

Read Status Register Command (70H)

The Status Register is read after writing the Read Status Register command of 70H to the Command User Interface. Also, after starting the internal operation the device is set to the Read Status Register mode automatically.

The contents of Status Register are latched on the later falling edge of OE# or F-CE#. So F-CE# or OE# must be toggled every status read.

Clear Status Register Command (50H)

The Erase Status, Program Status and Block Status bits are set to "1"s by the Write State Machine and can only be reset by the Clear Status Register command of 50H. These bits indicates various failure conditions.

Block Erase / Confirm Command (20H/D0H)

Automated block erase is initiated by writing the Block Erase command of 20H followed by the Confirm command of D0H. An address within the block to be erased is required. The WSM executes iterative erase pulse application and erase verify operation.

Program Commands

A)Word/Byte Program (40H)

Word program is executed by a two-command sequence. The Word Program Setup command of 40H is written to the Command Interface, followed by a second write specifying the address and data to be written. The WSM controls the program pulse application and verify operation. The Word Program Command is Valid for only Bank(I).

B)Page Program for Data Blocks (41H)

Page Program for Bank(I) and Bank(II) allows fast programming of 128words/256bytes of data. Writing of 41H initiates the page program operation for the Data area. From 2nd cycle to 129th cycle, write data must be serially inputted. Address A6-A0 have to be incremented from 00H to 7FH. After completion of data loading, the WSM controls the program pulse application and verify operation.

C)Single Data Load to Page Buffer (74H) / Page Buffer to Flash (0EH/D0H)

Single data load to the page buffer is performed by writing 74H followed by a second write specifying the column address and data. Distinct data up to 128word can be loaded to the page buffer by this two-command sequence. On the other hand, all of the loaded data to the page buffer is programed simultaneously by writing Page Buffer to Flash command of 0EH followed by the confirm command of D0H. After completion of programing the data on the page buffer is cleared automatically.

This command is valid for only Bank(I) alike Word Program.

Clear Page Buffer Command (55H)

Loaded data to the page buffer is cleared by writing the Clear Page Buffer command of 55H followed by the Confirm command of D0H. This command is valid for clearing data loaded by Single Data Load to Page Buffer command.

Suspend/Resume Command (B0H/D0H)

Writing the Suspend command of B0H during block erase operation interrupts the block erase operation and allows read out from another block of memory. Writing the Suspend command of B0H during program operation interrupts the program operation and allows read out from another block of memory. The Bank address is required when writing the Suspend/Resume Command. The device continues to output Status Register data when read, after the Suspend command is written to it. Polling the WSM Status and Suspend Status bits will determine when the erase operation or program operation has been suspended. At this point, writing of the Read Array command to the CUI enables reading data from blocks other than that which is suspended. When the Resume command of D0H is written to the CUI, the WSM will continue with the erase or program processes.

DATA PROTECTION

The Flash Memory of M6MGB/T162S4BVP provides selectable block locking of memory blocks. Each block has an associated nonvolatile lock-bit which determines the lock status of the block. In addition, the Flash Memory has a master Write Protect pin (F-WP#) which prevents any modifications to memory blocks whose lock-bits are set to "0", when F-WP# is low. When F-WP# is high, all blocks can be programmed or erased regardless of the state of the lock-bits, and the lock-bits are cleared to "1" by erase. See the BLOCK LOCKING table on P.9 for details.

Power Supply Voltage

When the power supply voltage (F-VCC) is less than VLKO, Low Vcc Lock-Out voltage, the device is set to the Read-only mode. Regarding DC electrical characteristics of VLKO, see P.10.

A delay time of 2 us is required before any device operation is initiated. The delay time is measured from the time F-Vcc reaches F-Vccmin (2.7V).

During power up, F-RP#=GND is recommended. Falling in Busy status is not recommended for possibility of damaging the device.

MEMORY ORGANIZATION

The Flash Memory of M6MGB/T162S4BVP has one 16Kword boot block, seven 16Kword parameter blocks, for Bank(I) and twenty-eight 32Kword main blocks for Bank(II). A block is erased independently of other blocks in the array.

M6MGB/T162S4BVP 16,777,216-BIT (1,048,576 -WORD BY 16-BIT) CMOS 3.3V-ONLY FLASH MEMORY & 4,194,304-BIT (524,288-WORD BY 8-BIT) CMOS SRAM Stacked-MCP (Multi Chip Package)

MEMORY ORGANIZATION

x16 (Wordmode)		
F8000H-FFFFFH	32Kword MAIN BLOCK 35	٦
F0000H-F7FFFH	32Kword MAIN BLOCK 34	
E8000H-EFFFFH	32Kword MAIN BLOCK 33	
E0000H-E7FFFH	32Kword MAIN BLOCK 32	
D8000H-DFFFFH	32Kword MAIN BLOCK 31	
D0000H-D7FFFH	32Kword MAIN BLOCK 30	
C8000H-CFFFFH	32Kword MAIN BLOCK 29	
C0000H-C7FFFH	32Kword MAIN BLOCK 28	
B8000H-BFFFFH	32Kword MAIN BLOCK 27	
B0000H-B7FFFH	32Kword MAIN BLOCK 26	
A8000H-AFFFFH		
	32Kword MAIN BLOCK 25	
A0000H-A7FFFH	32Kword MAIN BLOCK 24	
98000H-9FFFFH	32Kword MAIN BLOCK 23	
90000H-97FFFH	32Kword MAIN BLOCK 22	BAN
88000H-8FFFFH	32Kword MAIN BLOCK 21	$\stackrel{\scriptstyle \sim}{=}$
80000H-87FFFH	32Kword MAIN BLOCK 20	
78000H-7FFFFH	32Kword MAIN BLOCK 19	
70000H-77FFFH	32Kword MAIN BLOCK 18	
68000H-6FFFFH	32Kword MAIN BLOCK 17	
60000H-67FFFH	32Kword MAIN BLOCK 16	
58000H-5FFFFH	32Kword MAIN BLOCK 15	
50000H-57FFFH	32Kword MAIN BLOCK 14	
48000H-4FFFFH	32Kword MAIN BLOCK 13	
40000H-47FFFH	32Kword MAIN BLOCK 12	
38000H-3FFFFH	32Kword MAIN BLOCK 11	
30000H-37FFFH	32Kword MAIN BLOCK 10	
28000H-2FFFFH	32Kword MAIN BLOCK 9	
20000H-27FFFH	32Kword MAIN BLOCK 8	╛
1C000H-1FFFFH	16Kword PARAMETER BLOCK 7	
18000H-1BFFFH	16Kword PARAMETER BLOCK 6	
14000H-17FFFH	16Kword PARAMETER BLOCK 5	
10000H-13FFFH	16Kword PARAMETER BLOCK 4	BAN
0C000H-0FFFFH	16Kword PARAMETER BLOCK 3	<u>~</u>
08000H-0BFFFH	16Kword PARAMETER BLOCK 2	
04000H-07FFFH	16Kword PARAMETER BLOCK 1	
00000H-03FFFH	16Kword BOOT BLOCK 0	
A ₁₉ -A ₀ (Word Mode)		.

x16 (Wordmode)		, _
FC000H-FFFFFH	16Kword BOOT BLOCK 35	
F8000H-FBFFFH	16Kword PARAMETER BLOCK 34	
F4000H-F7FFFH	16Kword PARAMETER BLOCK 33	
F0000H-F3FFFH	16Kword PARAMETER BLOCK 32	2
EC000H-EFFFFH	16Kword PARAMETER BLOCK 31	(ו)יווי
E8000H-EBFFFH	16Kword PARAMETER BLOCK 30	
E4000H-E7FFFH	16Kword PARAMETER BLOCK 29	
E0000H-E3FFFH	16Kword PARAMETER BLOCK 28	_
D8000H-DFFFFH	32Kword MAIN BLOCK 27	
D0000H-D7FFFH	32Kword MAIN BLOCK 26	
C8000H-CFFFFH	32Kword MAIN BLOCK 25	
C0000H-C7FFFH	32Kword MAIN BLOCK 24	
B8000H-BFFFFH	32Kword MAIN BLOCK 23	
B0000H-B7FFFH	32Kword MAIN BLOCK 22	
A8000H-AFFFFH	32Kword MAIN BLOCK 21	
A0000H-A7FFFH	32Kword MAIN BLOCK 20	
98000H-9FFFFH	32Kword MAIN BLOCK 19	-
90000H-97FFFH	32Kword MAIN BLOCK 18	-
88000H-8FFFFH	32Kword MAIN BLOCK 17	-
80000H-87FFFH	32Kword MAIN BLOCK 16	
78000H-7FFFFH	32Kword MAIN BLOCK 15	
70000H-77FFFH	32Kword MAIN BLOCK 14	
68000H-6FFFFH	32Kword MAIN BLOCK 13] ,
60000H-67FFFH	32Kword MAIN BLOCK 12	-
58000H-5FFFFH	32Kword MAIN BLOCK 11	-
50000H-57FFFH	32Kword MAIN BLOCK 10	-
48000H-4FFFFH	32Kword MAIN BLOCK 9	
40000H-47FFFH	32Kword MAIN BLOCK 8	•
38000H-3FFFFH	32Kword MAIN BLOCK 7	
30000H-37FFFH	32Kword MAIN BLOCK 6	
28000H-2FFFFH	32Kword MAIN BLOCK 5	
20000H-27FFFH	32Kword MAIN BLOCK 4	
18000H-1FFFFH	32Kword MAIN BLOCK 3	
10000H-17FFFH	32Kword MAIN BLOCK 2	
08000H-0FFFFH	32Kword MAIN BLOCK 1	

Flash Memory of M6MGB162S4BVP **Memory Map**

Flash Memory of M6MGT162S4BVP **Memory Map**

32Kword MAIN BLOCK 0

00000H-07FFFH

A₁₉-A₀ (Word Mode)

MITSUBISHI LSIS **M6MGB/T162S4BVP** 16,777,216-BIT (1,048,576 -WORD BY 16-BIT) CMOS

16,777,216-BIT(1,048,576 -WORD BY 16-BIT)CMOS 3.3V-ONLY FLASH MEMORY & 4,194,304-BIT(524,288-WORD BY 8-BIT)CMOS SRAM Stacked-MCP (Multi Chip Package)

BUS OPERATIONS

Bus Operations for Word-Wide Mode

Mode	Pins	F-CE#	OE#	WE#	F-RP#	DQ0-15	F-RY/BY#
	Array	VIL	VIL	Vih	VIH	Data out	Voh (Hi-Z)
Read	Status Register	VIL	VIL	ViH	ViH	Status Register Data	X 1)
	Lock Bit Status	VIL	VIL	ViH	ViH	Lock Bit Data (DQ6)	Χ
	Identifier Code	VIL	VIL	ViH	VIH	Identifier Code	Voh (Hi-Z)
Output di	isable	VIL	ViH	ViH	VIH	Hi-Z	X
Stand by	,	ViH	X ²⁾	Х	ViH	Hi-Z	X
	Program	VIL	Vih	VIL	ViH	Command/Data in	Χ
Write	Erase	VIL	Vih	VIL	ViH	Command	Χ
	Others	VIL	ViH	VIL	ViH	Command	Χ
Deep Po	wer Down	X	X	Х	VIL	Hi-Z	Voh (Hi-Z)

¹⁾ X at F-RY/BY# is VOL or VOH(Hi-Z).

^{*}The F-RY/BY# is an open drain output pin and indicates status of the internal WSM. When low,it indicates that the WSM is Busy performing an operation. A pull-up resistor of 10K-100K Ohms is required to allow the F-RY/BY# signal to transition high indicating a Ready WSM condition.

²⁾ X can be VIH or VIL for control pins.

MITSUBISHI LSIS **M6MGB/T162S4BVP** 16,777,216-BIT (1,048,576 -WORD BY 16-BIT) CMOS

16,777,216-BIT (1,048,576 -WORD BY 16-BIT) CMOS 3.3V-ONLY FLASH MEMORY & 4,194,304-BIT (524,288-WORD BY 8-BIT) CMOS SRAM Stacked-MCP (Multi Chip Package)

SOFTWARE COMMAND DEFINITION

Command List

		1st bus cycle)	2nd bus cycle			3rd ~129t	3rd ~129th bus cycles (Word Mode)		
Command	Mode	Address	Data (DQ15-0)	Mode	Address	Data (DQ15-0)	Mode	Address	Data (DQ15-0)	
Read Array	Write	Х	FFH							
Device Identifier	Write	Х	90H	Read	IA ²⁾	ID ²⁾				
Read Status Register	Write	Bank ³⁾	70H	Read	Bank	SRD ⁴⁾				
Clear Status Register	Write	X	50H							
Clear Page Buffer	Write	Х	55H	Write	X	D0H 1)				
Word Program ⁵⁾	Write	Bank(I) 5)	40H	Write	WA 6)	WD 6)				
Page Program 7)	Write	Bank	41H	Write	WA0 ⁷⁾	WD0 ⁷⁾	Write	WAn ⁷⁾	WDn ⁷⁾	
Single Data Load to Page Buffer 5)	Write	Bank(I) 5)	74H	Write	WA	WD				
Page Buffer to Flash ⁵⁾	Write	Bank(I) 5)	0EH	Write	WA ⁸⁾	D0H ¹⁾				
Block Erase / Confirm	Write	Bank	20H	Write	BA ⁹⁾	D0H ¹⁾				
Suspend	Write	Bank	B0H							
Resume	Write	Bank	D0H							
Read Lock Bit Status	Write	Х	71H	Read	BA	DQ6 ¹⁰⁾				
Lock Bit Program / Confirm	Write	Bank	77H	Write	BA	D0H ¹⁾				
Erase All Unlocked Blocks	Write	Х	A7H	Write	Х	D0H 1)				

- 1) In the word-wide version, upper byte data (DQ8-DQ15) is ignored.
- 2) IA=ID Code Address : A0=VIL (Manufacturer's Code) : A0=VIH (Device Code), ID=ID Code
- 3) Bank = Bank Address (Bank(I) or Bank(II)) : A19-A17.
- 4) SRD = Status Register Data
- 5) Word Program, Single Data Load and Page Buffer to Flash Command is valid for only Bank(I).
- 6) WA = Write Address, WD = Write Data
- 7) WA0, WAn=Write Address, WD0, WDn=Write Data.

Write Address and Write Data must be provided sequentially from 00H to 7FH for A6-A0. Page size is 128word (128word x 16bit). and also A19-A7(Block Address, Page Address) must be valid.

- 8) WA = Write Address : Upper page address, A19-A7(Block Address, Page Address) must be valid.
- 9) BA = Block Address: BA = Block Address: A19-A14(Bank1) A19-A15(Bank2)
- 10) DQ6 provides Block Lock Status, DQ6 = 1 : Block Unlock, DQ6 = 0 : Block Locked.

M6MGB/T162S4BVP 16,777,216-BIT (1,048,576 -WORD BY 16-BIT) CMOS 3.3V-ONLY FLASH MEMORY & 4,194,304-BIT (524,288-WORD BY 8-BIT) CMOS SRAM Stacked-MCP (Multi Chip Package)

BLOCK LOCKING

		Lock	V	Vrite Protect	tion Provide	ed	
		Bit		NK(I)	BANK(II)	Lock Bit	Note
F-RP#	F-WP#	(Internally)	Boot Paramet		Data	LOCK DIL	
VIL	Х	Х	Locked	Locked	Locked	Locked	Deep Power Down Mode
	VIL	0	Locked	Locked	Locked	Locked	
ViH	VIL	1	Locked	Unlocked	Unlocked	Locked	
	VIH	X	Unlocked	Unlocked	Unlocked	Unlocked	All Blocks Unlocked

¹⁾ DQ6 provides Lock Status of each block after writing the Read Lock Status command (71H).

STATUS REGISTER

Symbol	Status	Definition				
Cyrribor	Status	"1"	"0"			
SR.7 (DQ7)	Write State Machine Status	Ready	Busy			
SR.6 (DQ6)	Suspend Status	Suspended	Operation in Progress / Completed			
SR.5 (DQ ₅)	Erase Status	Error	Successful			
SR.4 (DQ4)	Program Status	Error	Successful			
SR.3 (DQ3)	Block Status after Program	Error	Successful			
SR.2 (DQ2)	Reserved	-	-			
SR.1 (DQ1)	Reserved	-	-			
SR.0 (DQ ₀)	Reserved	-	-			

^{*}The F-RY/BY# is an open drain output pin and indicates status of the internal WSM. When low,it indicates that the WSM is Busy performing an operation. A pull-up resistor of 10K-100K Ohms is required to allow the F-RY/BY# signal to transition high indicating a Ready WSM condition.

WP# pins must not be switched during performing Erase / Write operations or WSM Busy (WSMS = 0).

²⁾ Erase/Write command for locked blocks is aborted. At this time read mode is not array read mode but status read mode and 00B0H is read. Please issue Clear Status Register command plus Read Array command to change the mode from status read mode to array read mode.

^{*}DQ3 indicates the block status after the page programming, word programming and page buffer to flash. When DQ3 is "1", the page has the over-programed cell . If over-program occurs, the device is block fail. However if DQ3 is "1", please try the block erase to the block. The block may revive.

M6MGB/T162S4BVP 16,777,216-BIT (1,048,576 -WORD BY 16-BIT) CMOS 3.3V-ONLY FLASH MEMORY & 4,194,304-BIT (524,288-WORD BY 8-BIT) CMOS SRAM Stacked-MCP (Multi Chip Package)

DEVICE IDENTIFIER CODE

Code Pins	A ₀	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ ₀	Hex. Data
Manufacturer Code	VIL	0	0	0	1	1	1	0	0	1CH
Device Code (-T162S4BVP)	ViH	1	0	1	0	0	0	0	0	A0H
Device Code (-B162S4BVP)	ViH	1	0	1	0	0	0	0	1	A1H

The upper data(D₁₅₋₈₎ is "0".

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Min	Max	Unit
F-Vcc	Flash Vcc voltage	With respect to Ground	-0.2	4.6	V
VI1	All input or output voltage 1)	Willi respect to Ground	-0.6	4.6	V
Та	Ambient temperature		-20	85	°C
Tbs	Temperature under bias		-50	95	°C
Tstg	Storage temperature		-65	125	°C
Гоит	Output short circuit current			100	mA

¹⁾ Minimum DC voltage is -0.5V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins is F-Vcc+0.5V which, during transitions, may overshoot to F-Vcc+1.5V for periods <20ns.

CAPACITANCE

Complete	Parameter	Took oo a dikinaa		11-2		
Symbol	Falamete	Test conditions	Min	Тур	Max	Unit
CIN	Input capacitance (Address, Control Pins)	Ta = 25°C, f = 1MHz, Vin = Vout = 0V			8	pF
Соит	Output capacitance	1a = 25 C, I = 11VII 12, VIII = VOUL = 0V			12	pF

Note: The value of common pins to Flash Memory is the sum of Flash Memory and SRAM.

DC ELECTRICAL CHARACTERISTICS (Ta = -20~ 85°C, F-Vcc = 2.7V ~ 3.6V, unless otherwise noted)

Cl	Danamatan	Took one distance			Limits		11.9
Symbol	Parameter	Test conditions			Typ1)	Max	Unit
lu	Input leakage current	0V≤VIN≤F-VCC				±2.0	μΑ
ILO	Output leakage current	0V≤Vouт≤F-Vcc				±11	μΑ
ISB1		F-VCC = 3.6V, VIN=VIL/VIH, F-CE# = F-RP# =F-WP	# = VIH		50	200	μΑ
ISB2	F-Vcc standby current	F-Vcc = 3.6V, Vin=GND or F-Vcc, F-CE# = F-RP# = F-WP# = F-Vcc±0.3V			0.1	5	μΑ
ISB3	T Voc door nowardown ourrent	F-Vcc = 3.6V, Vin=Vil/Vih, F-RP# = Vil			5	15	μΑ
ISB4	F-Vcc deep powerdown current	F-VCC = 3.6V, VIN=GND or VCC, F-RP# =0	SND±0.3V		0.1	5	μΑ
ICC1	F-Vcc read current for Word or Byte	F-Vcc = 3.6V, $VIN=VIL/VIH$, $F-CE# = VIL$,	5MHz		8	15	mA
ICCT	r-vcc read current for Word or Byte	F-RP#=OE#=VIH, IOUT = 0mA	1MHz		2	4	IIIA
ICC2	F-Vcc Write current for Word or Byte	F-Vcc = 3.6V,Vin=Vil/Vih, F-CE# =WE# F-RP#=OE#=Vih	#= VIL,			15	mA
Іссз	F-Vcc program current	F-VCC = 3.6V, VIN=VIL/VIH, F-CE# = F-RP# =F-WP	# = VIH			35	mA
ICC4	F-Vcc erase current	F-VCC = 3.6V, VIN=VIL/VIH, F-CE# = F-RP# =F-WP	# = VIH			35	mA
ICC5	F-Vcc suspend current	F-VCC = 3.6V, VIN=VIL/VIH, F-CE# = F-RP# =F-WP	# = VIH			200	μΑ
VIL	Input low voltage			- 0.5		0.8	V
VIH	Input high voltage			2.0		F-Vcc+0.5	V
Vol	Output low voltage	IOL = 4.0 mA				0.45	V
Voн1	Output high voltage	IOH = -2.0 mA		0.85(F-Vcc)			V
VOH2	Output high voltage	$IOH = -100 \mu A$		F-Vcc-0.4			V
VLKO	Low Vcc Lock-Out voltage 2)			1.5		2.2	V

All currents are in RMS unless otherwise noted.

1) Typical values at F-Vcc=3.3V, Ta=25°C

2) To protect against initiation of write cycle during Vcc power-up/ down, a write cycle is locked out for Vcc less than VLKO.

If Vcc is less than VLKO, Write State Machine is reset to read mode. When the Write State Machine is in Busy state, if Vcc is less than VLKO, the alteration of memory contents

M6MGB/T162S4BVP 16,777,216-BIT (1,048,576 -WORD BY 16-BIT) CMOS 3.3V-ONLY FLASH MEMORY & 4,194,304-BIT (524,288-WORD BY 8-BIT) CMOS SRAM Stacked-MCP (Multi Chip Package)

AC ELECTRICAL CHARACTERISTICS (Ta = -20 ~85°C, F-Vcc = 2.7V ~3.6V) **Read-Only Mode**

				Limits			
Symbol		Parameter	F-	F-Vcc=2.7-3.6V			
J	iboi	Parameter		90ns			
			Min	Тур	Max		
trc	tavav	Read cycle time	90			ns	
ta (AD)	tavqv	Address access time			90	ns	
ta (CE)	tELQV	Chip enable access time			90	ns	
ta (OE)	tglqv	Output enable access time			30	ns	
tclz	tELQX	Chip enable to output in low-Z	0			ns	
tDF(CE)	tehqz	Chip enable high to output in high Z			25	ns	
tolz	tglqx	Output enable to output in low-Z	0			ns	
tDF(OE)	tghqz	Output enable high to output in high Z			25	ns	
tPHZ	tPLQZ	F-RP# low to output high-Z			150	ns	
tон	tон	Output hold from F-CE#, OE#, addresses	0			ns	
tps	tPHEL	F-RP# recovery to F-CE# low	150			ns	

Timing measurements are made under AC waveforms for read operations.

AC ELECTRICAL CHARACTERISTICS (Ta = -20 ~85°C, F-Vcc = 2.7V ~3.6V) Write Mode (F-WE# control)

Symbol		Parameter	F-Vcc=2.7-3.6V		Linia	
				90ns		Unit
			Min	Тур	Max	
twc	tavav	Write cycle time	90			ns
tas	tavwh	Address set-up time	50			ns
tah	twhax	Address hold time	0			ns
tDS	tovwh	Data set-up time	50			ns
tDH	twhox	Data hold time	0			ns
toeh	twhgl	OE# hold from WE# high	10			ns
tre	-	Latency between Read and Write FFH or 71H	30			ns
tcs	telwl	Chip enable set-up time	0			ns
tcH	twheh	Chip enable hold time	0			ns
twp	twLwH	Write pulse width	60			ns
twph	twhwl	Write pulse width high	30			ns
tGHWL	tGHWL	OE# hold to WE# Low	0			ns
tBLS	tphhwh	Block Lock set-up to write enable high	90			ns
tBLH	t QVPH	Block Lockhold from valid SRD	0			ns
tdap	twhrh1	Duration of auto-program operation		4	80	ms
tDAE	twhrh2	Duration of auto-block erase operation		40	600	ms
twhrl	twhrl	Write enable high to F-RY/BY# low			90	ns
tps	t PHWL	F-RP# high recovery to write enable low	150			ns

Read timing parameters during command write operations mode are the same as during read-only operations mode. Typical values at F-Vcc=3.3V, $Ta=25^{\circ}C$

16,777,216-BIT (1,048,576 -WORD BY 16-BIT) CMOS 3.3V-ONLY FLASH MEMORY & 4,194,304-BIT (524,288-WORD BY 8-BIT) CMOS SRAM Stacked-MCP (Multi Chip Package)

AC ELECTRICAL CHARACTERISTICS (Ta = -20 ~ 85°C, F-Vcc = 2.7V ~ 3.6V)

Write Mode (F-CE# control)

				Limits		
Symbol		Parameter	F	11.3		
				90ns		Unit
			Min	Тур	Max	
twc	tavav	Write cycle time	90			ns
tas	tavwh	Address set-up time	50			ns
tah	tEHAX	Address hold time	0			ns
tDS	tovwh	Data set-up time	50			ns
tDH	tEHDX	Data hold time	0			ns
toeh	tEHGL	OE# hold from CE# high	10			ns
tre	-	Latency between Read and Write FFH or 71H	30			ns
tws	tWLEL	Write enable set-up time	0			ns
twH	tehwh	Write enable hold time	0			ns
tCEP	tELEH	F-CE# pulse width	60			ns
tCEPH	tehel	F-CE# pulse width high	30			ns
tGHEL	tGHEL	OE# hold to F-CE# Low	90			ns
tBLS	tPHHEH	Block Lock set-up to chip enable high	90			ns
tBLH	tQVPH	Block Lockhold from valid SRD	0			ns
tdap	tEHRH1	Duration of auto-program operation		4	80	ms
tDAE	tEHRH2	Duration of auto-block erase operation		40	600	ms
tehrl	tehrl	F-CE# high to F-RY/BY# low			90	ns
tPS	tphwl	F-RP# high recovery to write enable low	150			ns

Read timing parameters during command write operation mode are the same as during read-only operation mode. Typical values at F-Vcc=3.3V, Ta=25°C

Erase and Program Performance

Parameter	Min	Тур	Max	Unit
Block Erase Time		40	600	ms
Main Block Write Time (Page Mode)		1.0	1.8	sec
Page Write Time		4	80	ms

Program Suspend Latency / Erase Suspend Time

Parameter	Min	Тур	Max	Unit
Program Suspend Latency			15	μS
Erase Suspend Time			15	μS

Please see page 20.

Vcc Power Up / Down Timing

Symbol	Parameter	Min	Тур	Max	Unit
tvcs	F-RP# =VIH set-up time from Vccmin	2			μS

Please see page 13.

During power up/down, by the noise pulses on control pins, the device has possibility of accidental erasure or programming.

The device must be protected against initiation of write cycle for memory contents during power up/down.

The delay time of min.2µsec is always required before read operation or write operation is initiated from the time F-Vcc reaches F-Vccmin during power up/down.


By holding F-RP# VIL, the contents of memory is protected during F-Vcc power up/down.

During power up, F-RP# must be held VIL for min.2µs from the time F-Vcc reaches F-Vccmin.

During power down, F-RP# must be held VIL until Vcc reaches GND.

F-RP# doesn't have latch mode ,therefore F-RP# must be held VIH during read operation or erase/program operation.

16,777,216-BIT (1,048,576 -WORD BY 16-BIT) CMOS 3.3V-ONLY FLASH MEMORY & 4,194,304-BIT (524,288-WORD BY 8-BIT) CMOS SRAM Stacked-MCP (Multi Chip Package)



AC WAVEFORMS FOR READ OPERATION AND TEST CONDITIONS

ADDRESSES ADDRESS VALID VII V_{IH} ta (AD) F-CE# V_{IL} tDF(CE) **t**RE ta (CE) Vін OE# VII tDF(OE) **t**OEH VIH WE# ta (OE) tон V_{IL} tolz Vон HIGH-Z HIGH-Z -tclz DATA **OUTPUT VALID** Vol -tps tphz V_{IH} F-RP#

TEST CONDITIONS FOR AC CHARACTERISTICS


Input voltage : VIL = 0V, VIH = 3.0V Input rise and fall times : ≤5ns

Reference voltage


at timing measurement: 1.5V

Output load : 1TTL gate + CL(30pF)

or





AC WAVEFORMS FOR WRITE FFH or 71H AND READ OPERATION



In the case of use F-CE# is Low fixed, it is allowed to define a timming specification of tRE from rising edge of WE# to falling edge of OE#, and valid data is read after spec of tRE+ta(CE). (This is only for FFH,71H program and read)


16,777,216-BIT (1,048,576 -WORD BY 16-BIT) CMOS 3.3V-ONLY FLASH MEMORY & 4,194,304-BIT (524,288-WORD BY 8-BIT) CMOS SRAM Stacked-MCP (Multi Chip Package)






16,777,216-BIT (1,048,576 -WORD BY 16-BIT) CMOS 3.3V-ONLY FLASH MEMORY & 4,194,304-BIT (524,288-WORD BY 8-BIT) CMOS SRAM Stacked-MCP (Multi Chip Package)

AC WAVEFORMS FOR WORD PROGRAM OPERATION (WE# control) (to only BANK(I))




AC WAVEFORMS FOR WORD PROGRAM OPERATION (F-CE# control) (to only BANK(I))




16,777,216-BIT (1,048,576 -WORD BY 16-BIT) CMOS 3.3V-ONLY FLASH MEMORY & 4,194,304-BIT (524,288-WORD BY 8-BIT) CMOS SRAM Stacked-MCP (Multi Chip Package)

AC WAVEFORMS FOR ERASE OPERATIONS (WE# control)




AC WAVEFORMS FOR ERASE OPERATIONS (F-CE# control)




16,777,216-BIT (1,048,576 -WORD BY 16-BIT) CMOS 3.3V-ONLY FLASH MEMORY & 4,194,304-BIT (524,288-WORD BY 8-BIT) CMOS SRAM Stacked-MCP (Multi Chip Package)

AC WAVEFORMS FOR PAGE PROGRAM OPERATION WITH BGO (WE# control)




AC WAVEFORMS FOR PAGE PROGRAM OPERATION WITH BGO (F-CE# control)




16,777,216-BIT (1,048,576 -WORD BY 16-BIT) CMOS 3.3V-ONLY FLASH MEMORY & 4,194,304-BIT (524,288-WORD BY 8-BIT) CMOS SRAM Stacked-MCP (Multi Chip Package)

AC WAVEFORMS FOR WORD PROGRAM OPERATION WITH BGO (WE# control)




AC WAVEFORMS FOR WORD PROGRAM OPERATION WITH BGO (F-CE# control)




16,777,216-BIT (1,048,576 -WORD BY 16-BIT) CMOS 3.3V-ONLY FLASH MEMORY & 4,194,304-BIT (524,288-WORD BY 8-BIT) CMOS SRAM Stacked-MCP (Multi Chip Package)

AC WAVEFORMS FOR BLOCK ERASE OPERATION WITH BGO (WE# control)




AC WAVEFORMS FOR BLOCK ERASE OPERATION WITH BGO (F-CE# control)




16,777,216-BIT (1,048,576 -WORD BY 16-BIT) CMOS 3.3V-ONLY FLASH MEMORY & 4,194,304-BIT (524,288-WORD BY 8-BIT) CMOS SRAM Stacked-MCP (Multi Chip Package)

AC WAVEFORMS FOR SUSPEND OPERATION (WE# control)



AC WAVEFORMS FOR SUSPEND OPERATION (F-CE# control)




16,777,216-BIT (1,048,576 -WORD BY 16-BIT) CMOS 3.3V-ONLY FLASH MEMORY & 4,194,304-BIT (524,288-WORD BY 8-BIT) CMOS SRAM Stacked-MCP (Multi Chip Package)


FULL STATUS CHECK PROCEDURE

STATUS REGISTER READ SR.4 =1 and SR.5 =1 COMMAND SEQUENCE ERROR YES NO SR.5 = 0 ? BLOCK ERASE ERROR NO YES PROGRAM ERROR (PAGE, LOCK BIT) YES PROGRAM ERROR (BLOCK) NO YES SUCCESSFUL (BLOCK ERASE, PROGRAM)

LOCK BIT PROGRAM FLOW CHART




BYTE PROGRAM FLOW CHART




 $^{^{\}ast}$ Word program is admitted to only BANK(I).

PAGE PROGRAM FLOW CHART




16,777,216-BIT (1,048,576 -WORD BY 16-BIT) CMOS 3.3V-ONLY FLASH MEMORY & 4,194,304-BIT (524,288-WORD BY 8-BIT) CMOS SRAM Stacked-MCP (Multi Chip Package)


CLEAR PAGE BUFFER




SINGLE DATA LOAD TO PAGE BUFFER



PAGE BUFFER TO FLASH




SUSPEND / RESUME FLOW CHART




* The bank address is required when writing this command. Also, there is no need to suspend the erase or program operation when reading data from the other bank. Please use BGO function.

BLOCK ERASE FLOW CHART



1999, Rev.2.0



M6MGB/T162S4BVP
16,777,216-BIT (1,048,576 -WORD BY 16-BIT) CMOS
3.3V-ONLY FLASH MEMORY &
4,194,304-BIT (524,288-WORD BY 8-BIT) CMOS SRAM
Stacked-MCP (Multi Chip Package)

16,777,216-BIT (1,048,576 -WORD BY 16-BIT) CMOS 3.3V-ONLY FLASH MEMORY & 4,194,304-BIT (524,288-WORD BY 8-BIT) CMOS SRAM Stacked-MCP (Multi Chip Package)

2. SRAM

The SRAM of M6MGB/T162S4BVP is organized as 524,288-word by 8-bit. These devices operate on a single +2.7~3.6V powersupply, and are directly TTL compatible to both input and output. Its fully static circuit needs no clocks and no refresh, and makes it useful.

The operation mode are determined by a combination of the device control inputs , S-CE , WE# and OE#. Each mode is summarized in the function table.

A write operation is executed whenever the low level WE# overlaps with the high level S-CE. The address S-A-1~A17 must be set up before the write cycle and must be stable during the entire cycle.

A read operation is executed by setting WE# at a high level and OE# at a low level while S-CE are in an active state(S-CE=H).

When setting S-CE at a low level, the chips are in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in ahigh-impedance state, allowing OR-tie with other chips and memory expansion by S-CE.

The power supply current is reduced as low as $0.3\mu A(25\,^{\circ}C,typical)$, and the memory data can be held at +2V powersupply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

FUNCTION TABLE

S-CE	WE#	OE#	Mode	DQ0~7	Icc
L	Х	Χ	Non selection	High-Z	Standby
Η	L	Χ	Write	Din	Active
Η	Н	┙	Read	Dout	Active
Ι	Н	Н		High-Z	Active

16,777,216-BIT (1,048,576 -WORD BY 16-BIT) CMOS 3.3V-ONLY FLASH MEMORY & 4,194,304-BIT (524,288-WORD BY 8-BIT) CMOS SRAM Stacked-MCP (Multi Chip Package)

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Units
S-V _{CC}	Supply voltage	With respect to GND	-0.5* ~ +4.6	
Vı	Input voltage	With respect to GND	-0.5* ~ S-Vcc + 0.5	V
Vo	Output voltage	With respect to GND	0 ~ S-Vcc	
Pd	Power dissipation	Ta=25℃	700	mW
Та	Operating temperature	W-version	- 20 ~ +85	°C
Tstg	Storage temperature		- 65 ~ +150	°C

^{* -3.0}V in case of AC (Pulse width ≤ 30ns)

DC ELECTRICAL CHARACTERISTICS

(S-Vcc=2.7 ~ 3.6V, unless otherwise noted)

Symbol	Danasatan	0 1111			Limits			11.2
Symbol	Parameter	Conditio	าร		Min	Тур	Max	Units
VIH	High-level input voltage				2.2		S-Vcc+0.3V	
VIL	Low-level input voltage				-0.3 *		0.6	
V _{OH1}	High-level output voltage 1	Iон= -0.5mA			2.4			V
V_{OH2}	High-level output voltage 2	Iон= -0.05mA			S-Vcc-0.5V			
Vol	Low-level output voltage	loL=2mA					0.4	
h	Input leakage current	VI=0 ~ S-Vcc					±1	
lo	Output leakage current	S-CE=VIL or OE#=VIH,	VI/0=0 ~ S-Vcc				±1	μΑ
	Active supply current	S-CE \section \cdot \cdo			-	50	70	
lcc1	(AC,MOS level)	other inputs ≤ 0.2V or ≥ Output - open (duty 100%)		f= 1MHz	-	7	15	A
	Active supply current	S-CE=VIH other pins =VIH or VIL		f= 10MHz	1	50	70	mA
Icc2	(AC,TTL level)	Output - open (duty 100%	%)	f= 1MHz	-	7	15	
				+70 ~ +85°C	-	ı	40	
	Stand by supply current	S-CE ≤ 0.2V	-W	+40 ~ +70°C	-	-	20	^
Icc3	(AC,MOS level)	Other inputs=0~S-Vcc	- • • •	+25 ~ +40°C	-	1	3.6	μΑ
				- 20 ~ +25°C	ı	0.3	1.2	
Icc4	Stand by supply current (AC,TTL level)	S-CE=VIL Other inputs= 0 ~ S-Vo	cc		-	ı	0.5	mA

Note 1: Direction for current flowing into IC is indicated as positive (no mark)

CAPACITANCE

(S-Vcc=2.7 ~ 3.6V, unless otherwise noted)

0	Parameter					
Symbol	i arameter	Conditions	Min	Тур	Max	Units
Сі	Input capacitance	V _I =GND, V _I =25mVrms, f=1MHz			10	1
Со	Output capacitance	Vo=GND,Vo=25mVrms, f=1MHz	·		10	pF

Note: The value of common pins to SRAM is the sum of Flash Memory and SRAM.

^{* -3.0}V in case of AC (Pulse width ≤ 30ns)

Note 2: Typical value is for S-Vcc=3.0V and Ta=25 $^{\circ}$ C


MITSUBISHI LSIS **M6MGB/T162S4BVP** 16,777,216-BIT (1,048,576 -WORD BY 16-BIT) CMOS

16,777,216-BIT (1,048,576 -WORD BY 16-BIT) CMOS 3.3V-ONLY FLASH MEMORY & 4,194,304-BIT (524,288-WORD BY 8-BIT) CMOS SRAM Stacked-MCP (Multi Chip Package)

AC ELECTRICAL CHARACTERISTICS (S-Vcc=2.7 ~ 3.6V, unless otherwise noted)

(1) TEST CONDITIONS

Supply voltage	2.7V~3.6V
Input pulse	VIH=2.4V,VIL=0.4V
Input rise time and fall time	5ns
Reference level	V _{OH} =V _{OL} =1.5V Transition is measured ±500mV from steady state voltage.(for t _{en} ,t _{dis})
Output loads	Fig.1,CL=30pF CL=5pF (for ten,tdis)



(2) READ CYCLE


		Lir		
Symbol	Parameter	SR	AM	Units
Cyrribor	i didiliotoi	Min	Max	
tcr	Read cycle time	85		ns
ta(A)	Address access time		85	ns
ta(CE)	Chip select access time		85	ns
ta(OE)	Output enable access time		45	ns
t _{dis} (CE)	Output disable time after S-CE low		30	ns
t _{dis} (OE)	Output disable time after OE# high		30	ns
ten(CE)	Output enable time after S-CE high	10		ns
ten(OE)	Output enable time after OE# low	5		ns
t∨(A)	Data valid time after address	10		ns

(3) WRITE CYCLE


		L	Linita	
Symbol	Parameter	Min	RAM Max	Units
tcw	Write cycle time	85		ns
t _w (W)	Write pulse width	60		ns
t _{su} (A)	Address setup time	0		ns
tsu(A-WH)	Address setup time with respect to WE#	70		ns
tsu(CE)	Chip select setup time	70		ns
tsu(D)	Data setup time	35		ns
t _h (D)	Data hold time	0		ns
t _{rec} (W)	Write recovery time	0		ns
t _{dis} (W)	Output disable time from WE# low		30	ns
t _{dis} (OE)	Output disable time from OE# high		30	ns
ten(W)	Output enable time from WE# high	5		ns
ten(OE)	Output enable time from OE# low	5		ns

16,777,216-BIT (1,048,576 -WORD BY 16-BIT) CMOS 3.3V-ONLY FLASH MEMORY & 4,194,304-BIT (524,288-WORD BY 8-BIT) CMOS SRAM Stacked-MCP (Multi Chip Package)

(4)TIMING DIAGRAMS




Write cycle (WE# control mode)



16,777,216-BIT (1,048,576 -WORD BY 16-BIT) CMOS 3.3V-ONLY FLASH MEMORY & 4,194,304-BIT (524,288-WORD BY 8-BIT) CMOS SRAM Stacked-MCP (Multi Chip Package)

Write cycle (S-CE control mode)



Note 3: Hatching indicates the state is "don't care".

Note 4: When the falling edge of WE# is simultaneously or prior to the rising edge of S-CE, the outputs are maintained in the high impedance state.

Note 5: Don't apply inverted phase signal externally when DQ pin is in output mode.