

## Overview

The LA17000M is an all-in-one car tuner IC that incorporates a PLL frequency synthesizer and all functions of an AM/FM tuner in a single chip. By combining two chips, a PLL (LC72144 equivalent) and an FM tuner IC (LA1781M equivalent) into a single chip (*PLL + AM (up conversion) + FMFE + IF + NC + MCP + MRC), and as a result of optimal chip partitioning, the LA17000M improves the performance of car tuner systems, eliminates adjustments, and provides high reliability, all at a lower cost.

## Features

- PLL on chip
- ADC (6 bits, 1 channel)
- IF counter and I/O port on chip permit simplification of the interface.
- Supports AM double conversion.
- Enhanced noise countermeasures
- Excellent tri-signal characteristics
- Improved medium and weak electric field NC characteristics
- Improved separation characteristics
- Anti-birdie filter on chip (analog/digital output)
- Multipath sensor output (analog/digital output)
- Cost-saving features
- AM double conversion (Up conversion method)
- Enhanced FM-IF circuit
(When there is interference from adjacent frequencies, the software handles switching of the CF between wide and narrow automatically.)
- Because deviations in IF gain are only $1 / 3$ that of earlier devices, adjustment is simplified when this IC is incorporated into a set; this IC also includes a shifter pin for VSM adjustment.
- Suited for smaller devices
- Permits high-frequency signal line processing in a tuner pack.
- Easily conformes to FCC standards
- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.

■ SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

Maximum Ratings at $\mathbf{T a}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :--- | :---: | :--- | :---: | :---: |
| Maximum supply voltage | $\mathrm{V}_{\mathrm{CC}} 1 \mathrm{max}$ | Pins 6, 56, and 77 | 8.7 | V |
|  | $\mathrm{VCC}^{2} \max$ | Pins 7, 61, 70, 75, and 76 | 12.0 | V |
|  | $\mathrm{~V}_{\mathrm{DD}} \max$ | Pin 19 | 6.0 | V |
| Allowable power dissipation | $\mathrm{Pd} \max$ | $\mathrm{Ta} \leq 85^{\circ} \mathrm{C},{ }^{*}$ With board | mW |  |
| Operating temperature | Topr |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |

* Specified board: $114.3 \times 76.1 \times 1.6 \mathrm{~mm}^{3}$, glass epoxy

Operating Conditions at $\mathbf{T a}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :--- | :---: | :---: |
| Recommended supply voltage |  | Pins 6, 7,56, 61, 70, 75, 76, and 77 | 8.0 | V |
|  |  | Pin 19 | V |  |
| Operating supply voltage range | VCC op |  | 7.0 | V |
|  | VDD op |  | 4.5 to 8.5 | V to 5.5 |

## Tuner Block

Operating Characteristics at $\mathbf{T a}=\mathbf{2 5}^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathbf{8 . 0} \mathrm{V}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$, in the specified Test Circuit

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| [FM characteristics] FM IF input |  |  |  |  |  |  |
| Current drain | ICCO-FM | No input, $156+161+170+175+176+179$ | 60 | 98 | 110 | mA |
| Demodulated output |  | $10.7 \mathrm{MHz}, 100 \mathrm{~dB} \mathrm{\mu V}, 1 \mathrm{kHz}, 100 \% \mathrm{mod}$, pin 15 output | 220 | 330 | 445 | mVrms |
| Channel balance | CB | $10.7 \mathrm{MHz}, 100 \mathrm{~dB} \mu \mathrm{~V}$, 1 kHz , ratio of pin15 and pin 16 | -1 | 0 | +1 | dB |
| Total harmonic distortion | THD-FMmono | $10.7 \mathrm{MHz}, 100 \mathrm{~dB} \mu \mathrm{~V}, 1 \mathrm{kHz}, 100 \%$ mod, pin 15 |  | 0.4 | 1 | \% |
| Signal-to-noise ratio IF | S/N-FM IF | $10.7 \mathrm{MHz}, 100 \mathrm{~dB} \mu \mathrm{~V}, 1 \mathrm{kHz}, 100 \%$ mod, pin 15 | 75 | 82 |  | dB |
| AM suppression ratio IF | AMR IF | $10.7 \mathrm{MHz}, 100 \mathrm{~dB} \mathrm{\mu}, 1 \mathrm{kHz}, \mathrm{fm}=1 \mathrm{kHz} \text {, pin } 15$ at $30 \%$ AM | 55 | 68 |  | dB |
| Muting attenuation | Att-1 | 10.7 MHz , $100 \mathrm{~dB} \mu \mathrm{~V}$, 1 kHz , attenuation on pin 15 when $\mathrm{V} 49=0 \rightarrow 2 \mathrm{~V}$ | 3 | 8 | 13 | dB |
|  | Att-2 | $10.7 \mathrm{MHz}, 100 \mathrm{~dB} \mu \mathrm{~V}, 1 \mathrm{kHz}$, attenuation on pin 15 when $\mathrm{V} 49=0 \rightarrow 2 \mathrm{~V}$ *Note 1 | 13 | 18 | 23 | dB |
|  | Att-3 | $10.7 \mathrm{MHz}, 100 \mathrm{~dB} \mu \mathrm{~V}$, 1 kHz , attenuation on pin 15 when V49 $=0 \rightarrow 2 \mathrm{~V}$ *Note 2 | 26 | 31 | 36 | dB |
| Separation | Separation | $\begin{aligned} & 10.7 \mathrm{MHz}, 100 \mathrm{~dB} \mu, \mathrm{~L}+\mathrm{R}=90 \% \text {, } \\ & \text { pilot }=10 \% \text {, pin } 15 \text { output ratio } \\ & \hline \end{aligned}$ | 25 | 35 |  | dB |
| Stereo ON level | ST-ON | Pilot modulation at which V17 < 0.5 V |  | 4.1 | 6.6 | \% |
| Stereo OFF level | ST-OFF | Pilot modulation at which $\mathrm{V} 17>3.5 \mathrm{~V}$ | 1.2 | 3.1 |  | \% |
| Main total harmonic distortion | THD-Main L | $\begin{aligned} & 10.7 \mathrm{MHz}, 100 \mathrm{~dB} \mu \mathrm{~V}, \mathrm{~L}+\mathrm{R}=90 \% \text {, } \\ & \text { pilot }=10 \%, \text { pin } 15 \end{aligned}$ |  | 0.4 | 1.2 | \% |
| Pilot cancellation | PCAN | $\begin{aligned} & 10.7 \mathrm{MHz}, 100 \mathrm{~dB} \mathrm{\mu V} \text {, pilot = } 10 \% \text {, } \\ & \text { pin } 15 \text { signal/PILOT-LEVEL leak DIN AUDIO } \end{aligned}$ | 12 | 22 |  | dB |
| SNC output attenuation | AttSNC | $\begin{aligned} & 10.7 \mathrm{MHz}, 100 \mathrm{~dB} \mu \mathrm{~V}, \mathrm{~L}-\mathrm{R}=90 \%, \\ & \text { pilot }=10 \%, \mathrm{~V} 44=3 \mathrm{~V} \rightarrow 0.6 \mathrm{~V} \text {, pin } 15 \end{aligned}$ | 1 | 5 | 9 | dB |
| HCC output attenuation | AttHCC-1 | $10.7 \mathrm{MHz}, 100 \mathrm{~dB} \mu \mathrm{~V}, 10 \mathrm{kHz}, \mathrm{~L}+\mathrm{R}=90 \% \text {, }$ pilot $=10 \%$, V45 $=3 \mathrm{~V} \rightarrow 0.6 \mathrm{~V}$, pin 15 | 1 | 5 | 9 | dB |
|  | AttHCC-2 | $10.7 \mathrm{MHz}, 100 \mathrm{~dB} \mu \mathrm{~V}, 10 \mathrm{kHz}, \mathrm{L}+\mathrm{R}=90 \%$, pilot $=10 \%$, V45 $=3 \mathrm{~V} \rightarrow 0.1 \mathrm{~V}$, pin 15 | 6 | 10 | 14 | dB |

Continued on next page.

## LA17000M

Continued from preceding page.

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Input limiting voltage | VIN-LIM | $10.7 \mathrm{MHz}, 100 \mathrm{~dB} \mu \mathrm{~V}, 30 \%$ mod, IF input that decreases the input reference output by -3 dB | 29 | 36 |  | $\mathrm{dB} \mu \mathrm{V}$ |
| Muting sensitivity | VIN-MUTE | IF input level non-mod when V49 = 2 V | 19 | 27 | 35 | $\mathrm{dB} \mu \mathrm{V}$ |
| SD sensitivity | SD-sen1 FM | IF input non-mod (at least 100 mVrms ) at which the IF count buffer output turns on | 48 | 56 | 64 | $\mathrm{dB} \mu \mathrm{V}$ |
|  | SD-sen2 FM |  | 48 | 56 | 64 | $\mathrm{dB} \mu \mathrm{V}$ |
| IF counter buffer output | VIFBUFF-FM1 | 10.7 MHz, $100 \mathrm{~dB} \mu \mathrm{~V}$, non-mod, pin 38 output, during SEEK | 145 | 245 | 330 | mVrms |
|  | VIFBUFF-FM2 | 10.7 MHz, $100 \mathrm{~dB} \mu \mathrm{~V}$, non-mod, pin 38 output, during RDS mode | 145 | 245 | 330 | mVrms |
| Signal meter output | $\mathrm{V}_{\text {SM }} \mathrm{FM}-1$ | No input, pin 42 DC output non-mod | 0.0 | 0.1 | 0.3 | V |
|  | VSM FM-2 | $50 \mathrm{~dB} \mu$, pin 42 DC output non-mod | 0.65 | 1.6 | 2.4 | V |
|  | $V_{\text {SM }}$ FM-3 | $70 \mathrm{~dB} \mu$, pin 42 DC output non-mod | 2.4 | 3.2 | 4.2 | V |
|  | $V_{\text {SM }}$ FM-4 | $100 \mathrm{~dB} \mu$, pin 42 DC output non-mod | 4.9 | 5.8 | 6.5 | V |
| Muting bandwidth | BW-MUTE | $100 \mathrm{~dB} \mu \mathrm{~V}$, when V49 $=2 \mathrm{~V}$ Bandwidth non-mod | 140 | 210 | 280 | kHz |
| Muting drive output | $\mathrm{V}_{\text {MUTE-100 }}$ | $100 \mathrm{~dB} \mu \mathrm{~V}, 0 \mathrm{~dB} \mu$, pin 49 DC output non-mod | 0.00 | 0.1 | 0.3 | V |
| [FM FE Block] |  |  |  |  |  |  |
| N-AGC on input | V NAGC | 83 MHz , non-mod, input at which pin 2 is 2.0 V or less | 72 | 79 | 86 | $\mathrm{dB} \mu \mathrm{V}$ |
| W-AGC on input | VWAGC | 83 MHz , non-mod, input at which pin 2 is 2.0 V or less (when KEYED-AGC is 4.0 V ) | 90 | 97 | 104 | $\mathrm{dB} \mu \mathrm{V}$ |
| Conversion gain | A. V1 | $83 \mathrm{MHz}, 80 \mathrm{~dB} \mu$, non-mod, FECF output | 9 | 13 | 17 | dB |
|  | A. V2 | $83 \mathrm{MHz}, 80 \mathrm{~dB} \mu$, non-mod, 5 V applied to CF (pin 10), FECF output | 13 | 17 | 21 | dB |
| Oscillator buffer output | Voscbuffrm | No input, pin 5 output | 51 | 67 | 102 | mVrms |
| [NC Block] NC input (pin 30) |  |  |  |  |  |  |
| Gate time | ${ }^{\tau}$ GATE | $\mathrm{f}=1 \mathrm{kHz}, 1 \mu \mathrm{~s}, 100 \mathrm{mVp}$-o pulse input |  | 15 |  | $\mu \mathrm{s}$ |
| Noise sensitivity | SN | $1 \mathrm{kHz}, 1 \mu \mathrm{~s}$ pulse input that starts noise canceller operation. Measured at Pin 30. |  | 18 |  | $\mathrm{mVp}-\mathrm{o}$ |
| [MRC Block] |  |  |  |  |  |  |
| MRC output | VMRC | $\mathrm{V} 42=5 \mathrm{~V}$ | 2.1 | 2.25 | 2.4 | V |
| MRC operating level | MRC-ON | Input level on pin 48 that is below pin $42=5 \mathrm{~V}$ and pin $43=2 \mathrm{~V}, \mathrm{f}=70 \mathrm{kHz}$ | 22 | 33 | 44 | mVrms |
| MRC sensor output | VmRC-sensor1 | $\mathrm{V} 42=5 \mathrm{~V}$, pin 34 output |  | 1.5 | 1.9 | V |
|  | VmRC-sensor2 | $\mathrm{V} 42=5 \mathrm{~V}$, pin 48 output, $\mathrm{f}=70 \mathrm{kHz}, 100 \mathrm{mVrms}$ | 2.1 | 2.9 |  | V |
| [AM Characteristics] AM ANT input |  |  |  |  |  |  |
| Practical sensitivity | S/N-30 | $1 \mathrm{MHz}, 30 \mathrm{~dB} \mu \mathrm{~V}, \mathrm{fm}=1 \mathrm{kHz}, 30 \%$ mod, pin 15 | 15 |  |  | dB |
| Detection output | Vo-AM | $1 \mathrm{MHz}, 74 \mathrm{~dB} \mu \mathrm{~V}, \mathrm{fm}=1 \mathrm{kHz}, 30 \%$ mod, pin 15 | 105 | 160 | 220 | mVrms |
| AGC-F.O.M | VAGC-FOM | $1 \mathrm{MHz}, 74 \mathrm{~dB} \mu \mathrm{~V}$, output reference, input width at which output drops by 10 dB , pin 15 | 50 | 55 | 60 | mVrms |
| Signal-to-noise ratio | S/N-AM | $1 \mathrm{MHz}, 74 \mathrm{~dB} \mu \mathrm{~V}, \mathrm{fm}=1 \mathrm{kHz}, 30 \% \mathrm{mod}$ | 47 | 52 |  | dB |
| Total harmonic distortion | THD-AM | $1 \mathrm{MHz}, 74 \mathrm{~dB} \mu \mathrm{~V}, \mathrm{fm}=1 \mathrm{kHz}, 80 \% \mathrm{mod}$ |  | 0.5 | 1.2 | \% |
| Signal meter output | $V_{\text {SMAM }}$-1 | $1 \mathrm{MHz}, 30 \mathrm{~dB} \mu \mathrm{~V}$, non - mod | 0.6 | 1 | 1.4 | V |
|  | $V_{\text {SMAM }}$-2 | 1 MHz , $120 \mathrm{~dB} \mu \mathrm{~V}$, non - mod | 3.4 | 4.5 | 5.9 | V |
| Oscillator buffer output | VoscbuffAM-1 | No input, pin 5 output | 170 | 210 |  | mVrms |
| Wideband AGC sensitivity | W-AGCsen1 | 1.4 MHz, input when V62 $=0.7 \mathrm{~V}$ | 87 | 93 | 99 | $\mathrm{dB} \mu \mathrm{V}$ |
|  | W-AGCsen2 | 1.4 MHz , input when V62 $=0.7 \mathrm{~V}$ (during SEEK) | 78 | 84 | 90 | $\mathrm{dB} \mu \mathrm{V}$ |

Continued on next page.

## LA17000M

Continued from preceding page.

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| SD sensitivity | SD-sen1AM | 1 MHz , ANT input level at which IF count output turns on | 27 | 33 | 39 | $\mathrm{dB} \mu \mathrm{V}$ |
|  | SD-sen2AM | 1 MHz , ANT input level at which SD pin turns on | 27 | 33 | 39 | $\mathrm{dB} \mu \mathrm{V}$ |
| IF buffer output | VIFBUFF-AM | $1 \mathrm{MHz}, 74 \mathrm{~dB} \mu \mathrm{~V}$, non-mod, pin 38 output | 150 | 220 |  | mVrms |

## PLL Block

Allowable Operating Ranges at $\mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| High-level input voltage | $\mathrm{V}_{\mathrm{IH}} 1$ | CE, CL, DI, I/O-1, I/O-2 | 2.2 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Low-level Input voltage | VIL1 | CE, CL, DI, I/O-1, I/O-2, SDSTSW | 0 |  | 0.8 | V |
| Output voltage | Vo1 | DO | 0 |  | 6.5 | V |
|  | V O2 | I/O-1, I/O-2 | 0 |  | 13 | V |
| Input amplitude | fin 1 | XIN; Sine wave, capacitor coupled | 1 |  | 8 | MHz |
|  | $\mathrm{fin}^{2}$ | PLLIN; Sine wave, capacitor coupled | 10 |  | 160 | MHz |
|  | fin3 | HCTR; Sine wave, capacitor coupled | 0.4 |  | 25 | MHz |
| Guaranteed crystal oscillator ranges | X'tal | $\begin{aligned} & \text { XIN, Xout; } \mathrm{CI} \leq 70 \Omega \\ & \text { (X'tal: } 10.25,10.35 \mathrm{MHz} \text { ); Note } 1 \end{aligned}$ | 10.1 |  | 10.5 | MHz |
| Input amplitude | VIN1 | XIN | 200 |  | 1500 | mVrms |
|  | VIN2-1 | PLLIN; $10 \leq \mathrm{f}<130 \mathrm{MHz}$; Note 2 | 40 |  | 1500 | mVrms |
|  | VIN2-2 | PLLIN; $130 \leq \mathrm{f}<160 \mathrm{MHz}$; Note 2 | 70 |  | 1500 | mVrms |
|  | Vin3-1 | HCTR; $0.4 \leq \mathrm{f}<25 \mathrm{MHz}$ : Serial data; CTC = 0: Note 3 | 40 |  | 1500 | mVrms |
|  | Vin3-2 | HCTR; $8 \leq \mathrm{f}<12 \mathrm{MHz}$ : Serial data; CTC = 1: Note 4 | 70 |  | 1500 | mVrms |
| Data setup time | tsu | DI, CL: Note 5 | 0.45 |  |  | $\mu \mathrm{s}$ |
| Data hold time | thD | DI, CL: Note 5 | 0.45 |  |  | $\mu \mathrm{s}$ |
| Clock low-level time | tCL | CL: Note 5 | 0.45 |  |  | $\mu \mathrm{s}$ |
| Clock high-level time | tch | CL: Note 5 | 0.45 |  |  | $\mu \mathrm{s}$ |
| CE wait time | tel | CE, CL: Note 5 | 0.45 |  |  | $\mu \mathrm{s}$ |
| CE setup time | tes | CE, CL: Note 5 | 0.45 |  |  | $\mu \mathrm{s}$ |
| CE hold time | teh | CE, CL: Note 5 | 0.45 |  |  | $\mu \mathrm{s}$ |
| Data latch change time | tLC | Note 5 |  |  | 0.45 | $\mu \mathrm{s}$ |
| Data output time | tDC | DO, CL; Dependent on pull-up resistance, board capacity: Note 5 |  |  | 0.2 | $\mu \mathrm{s}$ |
|  | tDH | DO, CL; Dependent on pull-up resistance, board capacity: Note 5 |  |  | 0.2 | $\mu \mathrm{s}$ |

Note 1: Recommended CI value for crystal oscillator
$\mathrm{CI} \leq 70 \Omega$ (X'tal: $10.25,10.35 \mathrm{MHz}$ )
However, because the characteristics of the X 'tal oscillation circuit depend on the board and circuit constants, we recommend requesting that the X'tal manufacturer perform the evaluation.
Note 2: Refer to the program divider configuration.
Note 3: Serial data: CTC $=0$
Note 4: Serial data: CTC = 1
Note 5: Refer to the serial data timing.

## LA17000M

PLL Characteristics
Electrical Characteristics at $\mathrm{Ta}=\mathbf{2 5}^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Built-in feedback resistors | Rf1 | XIN |  | 1 |  | $\mathrm{M} \Omega$ |
|  | Rf2 | PLLIN |  | 500 |  | $\mathrm{k} \Omega$ |
|  | Rf3 | HCTR |  | 250 |  | $\mathrm{k} \Omega$ |
| Hysterisis width | $\mathrm{V}_{\mathrm{HIS}}$ | CE, CL, DI |  | 0.1V $\mathrm{V}_{\text {D }}$ |  | V |
| High-level output voltage | VOH 1 | PD1, PDS, SEEKSW; lo | $V_{\text {DD }}-1.0$ |  |  | V |
|  | $\mathrm{VOH}^{2}$ | XBUF; $\mathrm{lo}=-0.5 \mathrm{~mA}$ | $V_{D D}-1.5$ |  |  | V |
| Low-level output voltage | Vol1 | PD1, PDS, SEEKSW; $\mathrm{lo}=-1 \mathrm{~mA}$ |  |  | 1 | V |
|  | Vol2 | XBUFF; l O $=-0.5 \mathrm{~mA}$ |  |  | 1.5 | V |
|  | Vol3 | $\mathrm{I} / \mathrm{O}-1$ to $\mathrm{I} / \mathrm{O}-2 ; \mathrm{lO}=1.0 \mathrm{~mA}$ |  |  | 0.2 | V |
|  |  | $\mathrm{I} / \mathrm{O}-1$ to $\mathrm{I} / \mathrm{O}-2 ; \mathrm{IO}=2.5 \mathrm{~mA}$ |  |  | 0.5 | V |
|  |  | $\mathrm{I} / \mathrm{O}-1$ to $\mathrm{I} / \mathrm{O}-2 ; \mathrm{lo}=5.0 \mathrm{~mA}$ |  |  | 1 | V |
|  |  | $\mathrm{I} / \mathrm{O}-1$ to $\mathrm{I} / \mathrm{O}-2 ; \mathrm{I}_{0}=9.0 \mathrm{~mA}$ |  |  | 1.8 | V |
|  | Vol4 | DO; l O $=5.0 \mathrm{~mA}$ |  |  | 1 | V |
| High-level input current | $\mathrm{l}_{\mathrm{lH} 1}$ | CE, CL, DI; $\mathrm{V}_{\text {IN }}=6.5 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
|  | $\mathrm{l}_{1+2}$ | $\mathrm{I} / \mathrm{O}-1$ to I/O-2; V IN $=13 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
|  | lıн3 | XIN; VIN = VDD | 2 |  | 11 | $\mu \mathrm{A}$ |
|  | $\mathrm{l}_{\mathrm{H} 4}$ | PLLIN; VIN = VDD | 4 |  | 22 | $\mu \mathrm{A}$ |
| Low-level input current | IIL1 | CE, CL, DI; VIN = 0 V |  |  | 5 | $\mu \mathrm{A}$ |
|  | IIL2 | $\mathrm{I} / \mathrm{O}-1$ to I/O-2; VIN $=0 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
|  | IIL3 | $\mathrm{X}_{\mathrm{IN}} ; \mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 2 |  | 11 | $\mu \mathrm{A}$ |
|  | IIL4 | PLLIN; VIN $=0 \mathrm{~V}$ | 4 |  | 22 | $\mu \mathrm{A}$ |
| Output off leakage current | loff1 | $\mathrm{I} / \mathrm{O}-1$ to I/O-2; $\mathrm{V}_{\mathrm{O}}=13 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
|  | loff2 | DO; $\mathrm{V}_{\mathrm{O}}=6.5 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| High-level 3-state off leakage current | IOFFH | PD1, PDS; $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {DD }}$ |  | 0.01 | 200 | nA |
| Low-level 3-state off leakage current | loffL | PD1, PDS; VIN $=0 \mathrm{~V}$ |  | 0.01 | 200 | nA |
| Input capacitance | CIN |  |  | 6 |  | pF |
| A/D converter linearity error | Err | MRC SENSOR AUTO ADJ (MOS) | -0.5 |  | +0.5 | LSB |
| Pull-down transistor on resistance | Rpd1 | PLLIN | 80 | 200 | 600 | k $\Omega$ |
| Supply current | IDD1 | $\begin{aligned} & \text { V} \begin{array}{l} \text { DD } ; \text { X'tal }=10.25 \mathrm{MHz}, \\ \text { fin2 }=160 \mathrm{MHz}, \\ \text { VIN2 }=70 \mathrm{mVrms}, \\ \text { fin3 }=25 \mathrm{MHz}, \\ \text { VIN3 }=40 \mathrm{mVrms} \end{array} \end{aligned}$ |  | 10 | 15 | mA |
|  | IDD2 | VDd; PLL block halt (PLL INHIBIT), <br> X'tal OSC operation ( 10.25 MHz ) |  | 5 | 10 | mA |
|  | IDD3 | VDD ; PLL block halt, X'tal OSC halt |  |  | 3 | mA |



## [FM IF Selectivity Switching Circuit] <br> Features

1) Comprises an FM/AM one-chip system.
2) Up conversion method is adopted for AM.
3) Uses an IF filter with a center frequency that is the same as the middle frequency of FM.
4) Uses a narrowband filter in AM mode.
5) Uses a narrowband filter in FM mode only during SEEK or when there is interference from adjacent frequencies.
6) Uses a wideband filter for normal reception in FM mode.
7) For an RDS AF search, switches to a narrowband filter and detects SD.
8) High sensitivity for detecting interference from adjacent frequencies.

## Advantages

1) This FM/AM one-chip tuner system (an IC that includes a microcontroller interface) allows for improved adjacent frequency interference characteristics without increased cost.
2) Prevents SD and IF count misdetection (station detection) during seek search, RDS AF search, and auto memory operations.
3) Permits adoption of an IC for certain functions without increasing the number of IC pins.
4) CF selectivity can be switched by the software in the microcontroller that controls the tuner, making it easy to achieve performance differentiation through the software.
(The software can freely set the CF switching timing and conditions.)
5) Detects the radio wave status in the field through detection of SD, desired station field intensity, IF count output, and adjacent station field intensity. This IC offers improved adjacent frequency interference characteristics by switching the CF automatically when interference is being generated from an adjacent frequency.

## [IF Band Switching Circuit]

## Purpose

This AM/FM one-chip tuner IC automatically switches the FM selectivity, prevents misdetection during SEEK operations, and offers improved adjacent frequency interference characteristics without any increase in cost.

## New Technological Features

1. Comprises an AM/FM one-chip IC.
2. Because the narrowband CF that is used by the AM UP conversion system is also used for FM, additional external components required by earlier systems can be eliminated.
3. Uses a wideband CF during normal FM reception for high sound quality.
4. Uses a narrowband CF for AM reception, and if interference is being generated from adjacent frequencies during FM reception.
5. Uses a narrowband CF during SEEK and RDSAF search operations, preventing misdetection of SD and IF count due to adjacent stations.
6. CF switching is performed at the first IF amp input, and the amp gain is adjusted automatically to a suitable level according to the CF band form AM/FM or FM.
7. Switching of the CF input and the first IF amp gain is controlled by a microcontroller through the interface. The pins that are controlled are connected to the I/O ports of the microcontroller, and are controlled by the microcontroller's internal software.
8. Detection of adjacent frequency interference during FM reception is based on S-meter output, SD, and IF count output. The IF count buffer frequency fluctuates when interference is being generated from adjacent frequencies. This fluctuation is used to make the detection of interference from adjacent frequencies possible. (Related patents have been applied for.)

## Conventional Technologies

1. Comprised of a dedicated IC for IF band switching, or of multiple ICs.
2. None of the AM/FM all-in-one chip systems include the functions provided by the LA17000M.
3. Requires a narrowband CF especially for FM, resulting in increased costs. (Does not share the AM narrowband CF.)
4. Because CF switching control is handled by analog circuits or logic circuits, the switching timing can only be controlled through uniform conditions. Control by software is not possible.

## Conceptual Diagram of the FM-IF Band Switching System



B

C


A13293

D


## LA17000M

## I/O Port Assignment Table

| I/O-0 | OUTPUT <br> PLL output port | L: Reception mode <br> H: Seek mode |
| :---: | :---: | :---: |
| DI data | INPUT <br> PLL input port | OPEN: RDS |
| I/O-1 |  | Unused |
| I/O-2 <br> DI data | OUTPUT <br> PLL output port | H: Dx mode L: Lo mode |
| $\begin{gathered} \text { I/O-3 } \\ \text { DO data } \end{gathered}$ | INPUT <br> I/O-3 $=0$ (input port) <br> OUT3 $=1$ (OPEN or high) <br> PLL input port <br> Cannot be set as output port | When reception mode is set <br> H : Monaural <br> L: Stereo <br> When seek mode is set <br> H: SD ON <br> L: SD OFF |

The MRC sensor reads DO data from the PLL microcontroller's 6-bit A/D converter.

Currently, aside from the CCB data lines, only three lines are connected to the controller microcontroller: $\mathrm{CF} / \mathrm{SW}$, AUDIO mute, and AM/FM band switching port.

## Selectivity Switching Evaluation Software State-based Data Switching Table

| Tuner processing <br> I/O port state |  | Seek | Manual preset | Receiving | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CF switching | WIDE |  | $\bigcirc$ | $\bigcirc$ |  |
|  | NARROW | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |
| AUDIO mute output | ON | $\bigcirc$ | $\bigcirc$ |  | Switchable but fixed by software |
|  | OFF |  |  | $\bigcirc$ | Switchable but fixed by software |
| Lo/Dx | Lo | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | Processing is performed according to the setting |
|  | Dx | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | Processing is performed according to the setting |
| Mode switching | Seek mode | $\bigcirc$ |  | $\bigcirc$ | I/O-3 is SD output |
|  | Reception mode |  | $\bigcirc$ | $\bigcirc$ | I/O-3 is monaural/stereo output |
|  | RDS mode |  |  | $\bigcirc$ | 1/O-3 is SD output |
| IF count | Output ON | $\bigcirc$ |  | $\bigcirc$ | Seek mode RDS mode |
|  | Output OFF |  | $\bigcirc$ |  | Reception mode |

## LA17000M

Additional Settings (Added to the LC72144M)

Output (DI)

|  | Mode | Settings | When set |
| :---: | :---: | :---: | :---: |
| Tuner mode switch | Seek mode | DI data IN2 <br> $\mathrm{I} / \mathrm{O}-0=1$ (output port) <br> OUTO = 1 ( Hi ) | For seek |
|  | Reception mode | DI data IN2 <br> $\mathrm{I} / \mathrm{O}-0=1$ (output port) <br> OUTO = 0 (Lo) | For seek-stop and for receiving |
|  | RDS mode | DI data IN2 <br> $\mathrm{I} / \mathrm{O}-0=0$ (input port) <br> OUTO = 1 (OPEN) | For AF search |
| Lo/Dx switch | Lo mode | DI data IN2 <br> $\mathrm{I} / \mathrm{O}-2=0$ (output port) <br> OUT2 $=0$ (Lo) | When setting Lo mode |
|  | Dx mode | DI data IN2 <br> I/O-2 = 1 (output port) <br> OUT2 $=1(\mathrm{Hi})$ | When setting Dx mode |
| Hard mute *1 | Mute ON | DI data IN2 <br> I/O-0 $=1$ (output port) <br> OUT1 = 1 ( Hi ) | For tuning processing |
|  | Mute OFF | DI data IN2 <br> $\mathrm{I} / \mathrm{O}-0=1$ (output port) <br> OUT1 = 1 (Lo) | When switching reception mode |

Note: *1. Depends on the I/O ports usage.
Input (DO)

|  |  | DO data | Conditions |
| :---: | :---: | :---: | :---: |
| Sensor | Monaural/stereo | OUT data $\mathrm{I} 3=1(\mathrm{Hi})$ Monaural state OUT data $\mathrm{I} 3=0$ (Lo) Stereo state | When the tuner mode is set to reception mode *2 |
|  | SD | $\begin{aligned} & \text { OUT data I } 3=1(\mathrm{Hi}) \\ & \text { SD ON } \\ & \text { OUT data } 13=0(\mathrm{Lo}) \\ & \text { SD OFF } \end{aligned}$ | When the tuner mode is set to seek or RDS mode *2 |
| MRC output |  | OUT data ADC0 AD00 to AD05 6 bit | Start AD conversion and then read after conversion is completed. 3.3 V at 6-bit resolution |

Note: $* 2$ I I/O-3 $=0$ (input port) and OUT3 $=1(\mathrm{Hi})$ must already be set in the DI data (IN2) settings.

Other settings

|  | In the LA17000 | Setting | When set |
| :--- | :--- | :--- | :--- |
| CF switch | Pin 10 | Hi: Wide (wideband setting) <br> Lo: Narrow (narrowband <br> setting) | For normal operation <br> When there is interference from <br> adjacent frequencies |
| Soft mute (AUDIO mute) | Pin 49 | Hi: Forced mute <br> Lo: Mute off | When setting mute <br> When cancelling mute |
| AM/FM switch | Pin 6 | Lo: AM <br> Hi: FM | For AM reception <br> For FM reception |

## LA17000M

Correspondence of Pins Between the LA17000M, the LA1781M, and the LC72144M

| LA1781 <br> Pin No. | Pin Function | LA17000M Pin No. | Pin Function | LC72144M <br> Pin No. |
| :---: | :---: | :---: | :---: | :---: |
| 1 | FN ANTD | 1 |  |  |
| 2 | FM RF AGC | 2 |  |  |
| 3 | FE GND | 3 |  |  |
| 4 | FM OSC | 4 |  |  |
| 5 | AM/FM OSC buff. | 5 |  |  |
| 6 | FE Vcc | 6 |  |  |
| 7 | AM Vcc | 7 |  |  |
| 8 | Noise AGC-Sense | 8 |  |  |
| 9 | Noise AGC-ADJ | 9 |  |  |
| 10 | AM 2nd OSC | 10 |  |  |
| 11 | Gate Out | 11 |  |  |
| 12 | Memory circuit pin | 12 |  |  |
| 13 | Pilot In | 13 |  |  |
| 14 | NC, MPX GND | 14 |  |  |
| 15 | MPX L-Out | 15 |  |  |
| 16 | MPX R-Out | 16 |  |  |
| 26 | $\begin{aligned} & \text { Seek } \rightarrow \text { AM/FM SD } \\ & \text { Stop } \rightarrow \text { FM ST IND } \end{aligned}$ | 17 | Both I/O-3 and SD/ST-IND | 23 |
|  |  | 18 | FMIN | 16 |
|  |  | 19 | VDD | 17 |
|  |  | 20 | PD1 | 18 |
|  |  | 21 | VSS | 19 |
|  |  | 22 | PDS | 20 |
|  |  | 23 | XBUF | 22 |
|  |  | 24 | I/O-2 | 8 |
|  |  | 25 | XIN | 24 |
|  |  | 26 | XOUT | 1 |
|  |  | 27 | CE | 2 |
|  |  | 28 | DI | 3 |
|  |  | 29 | CL | 4 |
|  |  | 30 | DO | 5 |
|  |  | 31 | I/O-1 | 9 |
|  |  | 32 | HCTR/I-6 | 11 |
|  |  | 33 | I/O-0 | 12 |
| 19 | MRC sensor output | 34 | Both ADC0 and MRC sensor output | 7 |
| 17 | Pilot Can. ADJ | 35 |  |  |
| 18 | Pilot Can. ADJ | 36 |  |  |
| 20 | MPX VCO | 37 |  |  |
| 23 | IF count buffer and seek/stop switch | 38 |  |  |
| 25 | GND | 39 |  |  |
| 21 | PHASE COMP. | 40 |  |  |
| 22 | PHASE COMP. | 41 |  |  |
| 24 | AM/FM S-meter | 42 |  |  |
| 27 | MRC OUT | 43 |  |  |

Continued on next page.

LA17000M

Continued from preceding page.

| LA1781 Pin No. | Pin Function | LA17000M Pin No. | Pin Function | $\begin{gathered} \text { LC72144M } \\ \text { Pin No. } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: |
| 28 | SNC control input | 44 |  |  |
| 29 | HCC control input | 45 |  |  |
| 30 | Noise canceller IN | 46 |  |  |
| 31 | AM/FM detector output | 47 |  |  |
| 32 | FM S-meter output | 48 |  |  |
| 33 | MUTE drive | 49 |  |  |
| 34 | AFC IN | 50 |  |  |
| 35 | QD OUT | 51 |  |  |
| 36 | CD IN | 52 |  |  |
| 37 | VREF | 53 |  |  |
| 38 | FMSD | 54 |  |  |
| 39 | GND Keyed AGC | 55 |  |  |
| 40 | Vcc | 56 |  |  |
| 41 | HCC capacitor | 57 |  |  |
| 42 | AM L.C. | 58 |  |  |
| 43 | Pilot detector | 59 |  |  |
| 44 | IF AGC | 60 |  |  |
| 45 | AM IFT (IF output) | 61 |  |  |
| 46 | AM ANTD W-AGC IN | 62 |  |  |
| 47 | FM Mute ON ADJ | 63 |  |  |
| 48 | RF AGC | 64 |  |  |
| 49 | AM 2nd MIX IN | 65 |  |  |
| 50 | FM IF BYPASS | 66 |  |  |
| 51 | FM IF IN | 67 |  |  |
| 52 | AM IF IN | 68 |  |  |
| 53 | 1st IF amplifier output | 69 |  |  |
| 54 | AM MIX OUT | 70 |  |  |
| 55 | W-AGC IN AM SD ADJ | 71 |  |  |
| 56 | 1st IF IN | 72 |  |  |
| 57 | AM RF AGC OUT | 73 |  |  |
| 58 | N-AGC IN | 74 |  |  |
| 59 | 1st MIX OUT | 75 |  |  |
| 60 | 1st MIX OUT | 76 |  |  |
| 61 | F.E.VCC | 77 |  |  |
| 64 | FM MIX IN | 78 | 1st IF narrow IN |  |
| 62 | AM MIX IN | 79 |  |  |
| 63 | FM MIX IN | 80 |  |  |

## LA17000M

## PLL Block Functions

- High-speed programmable divider
- FMIN : 10 to 160 MHz $\qquad$ Pulse swallower method
- General-purpose counter
- HCTR : 0.4 to 25.0 MHz $\qquad$ Frequency measurement
- Crystal oscillator : Two frequencies selectable: $10.35 / 10.25 \mathrm{MHz}$
- Reference frequencies : 12 frequencies selectable:
$50, \underline{30}, 25,12.5,6.25,3.125,10, \underline{9}, \underline{3}, 5$, and 1 kHz
*1 *1 *1
*1: Not available when using the 10.25 MHz crystal oscillator
- Phase comparator
- Dead zone can be controlled
- Unlock detection circuit
- Sub-charge pump for high-speed locking
- Deadlock clear circuit on chip
- A/D converter $\qquad$ 6 bits: 1 input (linked directly to MRC sensor output)
- Serial data I/O

Communications with controller possible in CCB format

- Power-on reset circuit
- On-chip crystal oscillator output buffer
- 2nd IF injection signal for AM up conversion ( $10.35 / 10.25 \mathrm{MHz}$ )
- I/O port $\qquad$ General-purpose I/O: four ports


## Serial Data Timing



When CL is Stopped at the low level


When CL is Stopped at the high level

## LA17000M

PLL Block Pin Description

| Symbol | Pin No. | Description | Function | Pin Circuit |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { XIN } \\ \text { XOUT } \end{gathered}$ | $\begin{aligned} & 25 \\ & 26 \end{aligned}$ | X'tal OSC | - For connecting the crystal oscillator. (10.35, 10.25, 7.2 or 4.5 MHz ) | A13297 |
| PLL IN | 18 | Local oscillator signal input | - FMIN is selected when DVS in the serial data input is set to 1. <br> - The input frequency range is from 10 to 160 MHz . <br> - The signal is transmitted to the swallow counter. <br> - The divisor can be set to a value in the range 272 to 65535. |  |
| CE | 27 | Chip enable | - This pin is set high during serial data input to the PLL (DI) or during serial data output (DO). |  |
| CL | 29 | Clock | - This pin is the clock for data synchronization during serial data input to the PLL (DI) or during serial data output (DO). |  |
| DI | 28 | Input data | - This is the input pin for serial data that is transferred from the controller to the PLL. |  |
| DO | 30 | Output data | - This is the output pin for serial data that is transferred from the controller to the PLL. |  |
| V ${ }_{\text {D }}$ | 19 | Power supply | - This is the PLL power supply pin. Supply 4.5 V to 5.5 V to this pin when the PLL is operating. <br> - When power is first applied to this pin, the power-on reset circuit operates. |  |
| VSS | 21 | Ground | - This is the PLL ground pin. |  |
| $\begin{gathered} \text { I/O-1 } \\ \text { I/O-2 } \\ \text { STSD SW } \end{gathered}$ | $\begin{aligned} & 31 \\ & 24 \\ & 17 \end{aligned}$ | Generalpurpose l/O ports | - These are general-purpose I/O ports. <br> - The output circuits open-drain. <br> - During a power-on reset, I/O-1 and I/O-2 become input ports. STSD SW becomes an output port, and is fixed low. <br> - These ports can be switched between input and output according to the serial data that is transferred from the controller (I/O-1, I/O-2, STSD SW). | A13303 |
| SEEK SW | 33 | Generalpurpose I/O port | - This is a general-purpose I/O port. <br> - The output circuits are complementary circuits. <br> - During a power-on reset, this port becomes an input port. <br> - This port can be specified as an input or output port by the serial data that is transferred from the controller. | A13304 |
| ADC0 | 34 | ADC input | - This is the $A / D$ converter input pin. <br> The converter is a 6-bit successive-approximation A/D converter. <br> For details, refer to the page that describes the $A / D$ converter configuration. | A13305 |

Continued on next page.

## LA17000M

Continued from preceding page.

| Symbol | Pin No. | Description | Function | Pin Circuit |
| :---: | :---: | :---: | :---: | :---: |
| PD1 | $\begin{gathered} 20 \\ 0 \end{gathered}$ | Main charge pump output | - This is the PLL charge pump output pin. When the frequency of the local oscillation signal frequency is divided by N is higher than the reference frequency, a high level signal is output from the PD1 pin. When the frequency is lower, a low level signal is output. If the frequencies match, the pin goes to high impedance. | A13306 |
| PDS | 22 | Sub-charge pump output | - A high-speed lockup circuit can be formed by using this pin in combination with the main charge pump. <br> - For details, refer to page that describes the charge pump configuration. | A13307 |
| HCTR | 32 | Generalpurpose counter | - Serial data: HCTR is selected if CTS1 = 1 is set. <br> - The input frequency is 0.4 to 25 MHz . <br> - The signal is passed through to the generalpurpose counter internally, via the $1 / 2$ frequency divider. An integrating count can also be kept. <br> - The count result is output from the MSB of the general-purpose counter through the output pin DO. <br> - For details, refer to page that describes the general-purpose counter configuration. <br> - Serial data: Prohibited when HCTR $=0$. |  |
| XBUF | 23 | X'tal oscillator buffer | - This is the output buffer for the crystal oscillator circuit. <br> - Serial data: When $\mathrm{XB}=1$ is set, the output buffer operates and the crystal oscillator signal (pulse) is output. <br> When $X B=0$, this pin outputs a low level. (When a power-on reset is executed, $\mathrm{XB}=0$ and the output buffer is fixed at the low level.) |  |

## LA17000M

## Procedures for Input and Output of Serial Data

Data I/O is handled through the Computer Control Bus (CCB), SANYO's audio IC serial bus format. This IC uses CCB with 8-bit addressing.

|  | I/O mode | Address |  |  |  |  |  |  |  | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - |  | B0 | B1 | B2 | B3 | A0 | A1 | A2 | A3 |  |
| [1] | IN1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | - Control data input (serial data input) mode. <br> - 32-bit data input |
| [2] | IN2 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | - Control data input (serial data input) mode. <br> - 32-bit data input |
| [3] | OUT | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | - Data output (serial data output) mode. <br> - The bit count output is equal to the clock cycle count. |



## i) Serial Data Input (IN1/IN2)


ii) Serial data output (OUT)

*1: Because the DO pin is an N-channel open drain pin, the data transition time varies according to the pull-up resistance and the board capacitance.
*2: The DO pin is normally open.

## DI Control Data (Serial Data Input) Configuration

[1] IN1

[2] IN2 Mode


## LA17000M

## Description of DI Control Data



Continued on next page.

Continued from preceding page.

| No. | Control block/Data | Description | Related data |
| :---: | :---: | :---: | :---: |
| (4) | DO, I/O-5 pin control data <br> ULD DT0, DT1 ILO, IL1 | - This data determines the output on the DO pin and the I/O-5 pin. <br> end-AD: End of conversion by the A/D converter end-UC: End of conversion by the general-purpose counter <br> * 1 <br> * However, if the I/O-1 and I/O-2 pins are specified as output ports, these pins are open. <br> Note: Cannot be used when X'tal OSC is set to STOP. (DO does not change.) [When the reference divider data: $\mathrm{R} 3=\mathrm{R} 2=\mathrm{R} 1=1$ and $\mathrm{R} 0=0$ ] | $\begin{aligned} & \text { I/O-1 } \\ & \text { I/O-2 } \end{aligned}$ |
| (5) | A/D converter control data <br> ADS <br> ADIO | - $A / D$ converter conversion start data. <br> ADS $=1: A / D$ conversion reset and start <br> $0: A / D$ conversion reset |  |

Continued on next page.

## LA17000M

Continued from preceding page.

| No. | Control block/Data | Description |  |  |  |  |  | Related data |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (6) | General-purpose counter control data <br> CTS0, CTS1 CTE GT0, GT1 <br> CTP <br> CTC | - This da <br> - Genera CTE = $=$ <br> - This da periods <br> - CTP = $=$ <br> - The inp |  | urement time <br> HCTR <br> - <br> counter meas <br> reset <br> mines the measurp <br> mode) for the g <br> Frequency <br> Measurement <br> time (ms) <br> 4 <br> 8 <br> 32 <br> 64 <br> a count reset is er input is pulle a count reset is er input is not $p$ ver, immediately wait until the ge ivity is reduced |  <br> executed down. <br> executed led down, after CTP eral purpo hen CTC | ut pin (HC <br> t mode <br> cy <br> ured <br> ata <br> requency counter. <br> mode <br> (ms) <br> CTP = 1 <br> 1 to 2 <br> 1 to 2 <br> 1 to 2 <br> 1 to 2 <br> $E=0)$, the <br> $E=0$ ), the <br> d the wait is set, the counter in <br> (Sensitiv | de) and number of <br> general-purpose <br> general-purpose me is reduced. <br> tart of the count t pin is biased. <br> : 10 to 30 mVrms ) | HCTR |
| (7) | I/O port control data I/O-1 to I/0-2 | - This data specifies whether an I/O port is an input port or an output port. "data" $=0$ : Input port $=1$ : Output port <br> * During a power-on reset, I/O-0 and I/O-2 become input ports. STSD SW becomes an output port. |  |  |  |  |  | OUT0 to OUT3 ULD |
| (8) | SEEK SW | - This data determines the status of the SEEK SW pin. <br> "data" = 0: 2.5[V] output <br> * This pin is open and the midpoint bias is output by an external circuit. <br> "data" = 1 : $0[\mathrm{~V}]$ or $5[\mathrm{~V}]$ output <br> * Determined by the OUT0 data. |  |  |  |  |  | I/O-0 to I/O-3 <br> ULD |
| (9) | SDST SW | - AM/FM SD, FM-ST IND output dual-purpose pin$\begin{aligned} \text { "data" } & =0: \text { Fixed } \\ & =1: \text { Prohibited } \end{aligned}$ |  |  |  |  |  | I/O-0 to I/O-3 ULD |
| (10) | Output port data OUT0 to OUT2 | - This data determines the output on output ports O-0 through O-3. $\begin{aligned} \text { "data" } & =1: \text { Open or } \mathrm{Hi} \\ & =0: \text { Low } \end{aligned}$ <br> * Invalid if specified as an input port or unlocked output. |  |  |  |  |  | I/O-0 to I/O-3 <br> ULD |
| (11) | General-purpose counter input control data HCTR | - This data converts the general-purpose counter pin to an input port.$\begin{aligned} \text { HCTR } & =0: \text { Prohibited } \\ & =1: \text { HCTR (general-purpose counter) } \end{aligned}$ |  |  |  |  |  | CTS1 |

Continued on next page.

Continued from preceding page.

| No. | Control block/Data | Description | Related data |
| :---: | :---: | :---: | :---: |
| (12) | Unlock detection data UL1, ULO | - This data selects the phase error ( $\varnothing \mathrm{E}$ ) detection width that is used for evaluating PLL lock. <br> If a phase error that exceeds the øE detection width in the following table is generated, the signal is deemed to be unlocked. When the signal is unlocked, the detection pin (DO or I/O-5) goes low. | $\begin{gathered} \text { ULD } \\ \text { DT0, DT1 } \end{gathered}$ |
| (13) | Crystal oscillator circuit $\begin{gathered} \text { XS0, XS1 } \\ \text { XB } \end{gathered}$ | - This is the crystal oscillator selection data. <br> * When a power-on reset is executed, 10.25 MHz is selected. <br> - Crystal oscillator buffer (XBUF) output control data. <br> $X B=0$ : Buffer output: OFF (This mode is selected when a power-on reset is executed.) <br> $X B=1$ : Buffer output ON <br> * For FM reception (using the PDO pin), XBUF output must be off. | R0 to R3 |
| (14) | Phase comparator control data DZO, DZ1 | - This data controls the phase comparator dead zone. <br> - When a power-on reset is executed, DZA is selected. |  |
| (15) | Charge pump control data <br> DLC | - This data is used to force the charge pump output to the low level (VSS level). $\begin{aligned} \text { DLC } & =1: \text { Low level } \\ & =0: \text { Normal operation } \end{aligned}$ <br> * If a deadlock occurs because the VCO control voltage (Vtune) is 0 V and VCO oscillation is stopped, it is possible to escape the deadlock by forcing the charge pump output to low level and setting Vtune to $\mathrm{V}_{\mathrm{cc}}$. When a power-on reset is executed, normal operation mode is selected. |  |
| (16) | IC test data <br> TESTO <br> TEST1 <br> TEST2 | - This is the IC test data. $\begin{aligned} & \text { Set TEST0 }=0 . \\ & \text { TEST1 }=0 \\ & \text { TEST2 }=0 \end{aligned}$ <br> * When a power-on reset is executed, all the test data is set to zero. |  |

## LA17000M

## DO Output Data (Serial Data Output) Configuration

[3] OUT mode


| No. | Control block/Data | Description | Related data |
| :---: | :---: | :---: | :---: |
| (1) | I/O port data 13 to 10 | - 10 to I 3 is the latched data reflecting the status of the input ports: $\mathrm{I} / \mathrm{O}-\mathrm{O}$ to $\mathrm{I} / \mathrm{O}-3$. The data is latched at the point that data output mode is set. <br> The pin status is latched regardless of the input/output specification. <br> Pin status $=\mathrm{Hi}: 1$ <br> Low: 0 | I/O-1 to I/O-2 SEEK SW HCTR |
| (2) | General-purpose counter binary data <br> C19 to C0 | - C19 to C 0 is the latched data reflecting the contents of the general-purpose counter (a 20-bit binary counter). <br> C19 $\leftarrow \quad$ MSB of binary counter <br> $\mathrm{CO} \quad \leftarrow \quad$ LSB of binary counter | $\begin{aligned} & \text { CTS0 } \\ & \text { CTS1 } \\ & \text { CTE } \end{aligned}$ |
| (3) | A/D converter ADC0 data <br> AD05 to AD00 | - AD05 to AD00 is the latched data reflecting the results when the ADC0 pin input signal undergoes $A D$ conversion. $\begin{array}{lll} \text { AD05 } & \leftarrow & \text { MSB } \\ \text { AD00 } & \leftarrow & \text { LSB } \end{array}$ | $\begin{aligned} & \text { ADI1 } \\ & \text { ADS } \end{aligned}$ |

## LA17000M

## Programmable Divider Configuration



A13318

|  | DVS | SNS | Input pin | Divisor setting (N) | Input frequency range |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $(\mathrm{A})$ | 1 | $*$ | PLL IN | 272 to 65535 | 10 to 160 MHz |


|  | Minimum input sensitivity $\mathrm{f}[\mathrm{MHz}]$ |  |
| :---: | :---: | :---: |
| (A) PLL IN | $10 \leq \mathrm{f}<130$ | $130 \leq \mathrm{f}<160$ |
|  | 40 mVrms | 70 mVrms |

## General-purpose Counter Configuration

In the LA17000M, the general-purpose counter consists of a 20-bit binary counter. The count results can be read through the DO pin, MSB first.


When using the general-purpose counter for cycle measurement, the measurement period can be selected from among 4 , 8,32 , and 64 ms through the GT0 and GT1 data. The cycle of the signal that is input to the HCTR pin or the LCTR pin can then be measured by counting the number of pulses that are input to the general-purpose counter within this measurement period.
When using the general-purpose counter to measure a cycle, it is also possible to measure the cycle of a signal that is input to the LCTR pin according to the number of check signals (refer to the "Check Signal Frequency" table below) input to the general-purpose counter within one or two cycles of the signal that is input to the LCTR.

Check Signal Frequency

| X tal OSC | 10.25 MHz | 10.35 MHz |  |
| :---: | :---: | :---: | :---: |
|  |  | fref $=30,9,3 \mathrm{kHz}$ | fref other than $30,9,3 \mathrm{kHz}$ |
| Check signal | 10.25 kHz | 1030 kHz | 1150 kHz |


|  | CTS1 | Input pin | Measurement mode | Frequency range | Input sensitivity |
| :---: | :---: | :---: | :---: | :---: | :---: |
| S1 | 1 | HCTR | Frequency | 0.4 to 25.0 MHz | $40 \mathrm{mVrms}{ }^{* 1}$ |

[^0]
## LA17000M

CTC data: This is the input sensitivity switch data; when $C T C=1$, the input sensitivity is degraded.

|  | HCTR: Minimum input sensitivity standard $\mathrm{f}[\mathrm{MHz}]$ |  |  |
| :---: | :---: | :---: | :---: |
| CTC | $0.4 \leq \mathrm{f}<8$ | $8 \leq \mathrm{f}<12$ | $12 \leq \mathrm{f}<25$ |
| 0 (Normal mode) | 40 mVrms | 40 mVrms <br> $(1$ to 10 mVrms$)$ | 40 mVrms |
| 1 (Degraded mode) | - | 70 mVrms <br> $(30$ to 40 mVrms$)$ | - |
|  |  |  |  |
|  | —: Not stipulated (operation not guaranteed) |  |  |
| ( ): Actual performance estimates (reference value) |  |  |  |

CTP data: This is data that determines the status of the general-purpose counter input pin (HCTR/LCTR) when a general-purpose counter reset $(\mathrm{CTE}=0)$ is executed. CTP $=0$ : Pulls down the general-purpose counter input pin.
$=1$ : Does not pull down the general-purpose counter input pin, reducing the wait time to 1 or 2 ms . When setting CTP $=1$, do so at least 4 ms prior to starting the count $(C T E=1)$. If the counter is not to be used, set CTP $=0$.

| GT1 | GT0 | Frequency measurement mode |  |  | Cyclemeasurementmode |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Measurement time | Wait time |  |  |
|  |  |  | CTP = 0 | CTP = 1 |  |
| 0 | 0 | 4 ms | 3 to 4 ms | 1 to 2 ms | 1 cycle |
| 0 | 1 | 8 |  |  |  |
| 1 | 0 | 32 | 7 to 8 ms |  | 2 cycles |
| 1 | 1 | 64 |  |  | 2 cycles |

## IF Counter Operation

Before starting counting with the general-purpose counter, the general-purpose counter must first be reset by setting CTE $=0$. The general-purpose counter is made to start counting by setting serial data $\mathrm{CTE}=1$. The serial data is finalized within the PLL by changing CE from high to low, but input to the HCTR pin must be started within the wait period after CE is sent low at the very latest. After measurement ends, the count results from the general-purpose counter must be read while $\mathrm{CTE}=1$. (Once CTE is set to zero, the general-purpose counter is reset.) Furthermore, the signal that was input to the HCTR pin is passed through to the general-purpose counter after having been divided by $1 / 2$ internally. Therefore, the general-purpose count results are actually $1 / 2$ the actual frequency of the signal that was input to the HCTR pin.


## Integrated Count



When using integrated counting, the count value is accumulated in the general-purpose counter.
Be careful about counter overflows.
Count value: 0H to FFFFFH (1048575)
When using integrated counting, resending serial data (IN1) with CTE $=1$ restarts measurement with the general-purpose counter, and the count results are added to the previous count results.

## A/D Converter Configuration

This is a 6-bit successive-approximation converter with a conversion time of 0.56 ms . Full scale (when the data is 3FH) is $(63 / 96) \times$ VDD.


A13322

## LA17000M

| ADI1 | ADIO | Input pin |
| :---: | :---: | :--- |
| 1 | 1 | Prohibited |
| 1 | 0 | ADC0 |
| 0 | 1 | Prohibited |
| 0 | 0 | Prohibited |

* Since the PLL block in the LA17000M does not provide an external pin for ADI1, the function cannot be used. ADI0 is linked directly to the pin 34 MRC sensor output, and is used exclusively for multipath signal intensity detection.

tWA1: 0.08 to $0.11 \mathrm{~ms} 区$
tWA2: 0.08 to $0.09 \mathrm{~ms} 区$
${ }^{\text {t AD }}: 0.56$ to 0.62 ms

Charge Pump Configuration


A13324

| PDC1 | PDC0 | PDS (sub-charge pump status) |
| :---: | :---: | :--- |
| 0 | $*$ | High impedance |
| 1 | 0 | Charge pump on (when unlocked) |
| 1 | 1 | Charge pump on (at all times) |


| DLC | PD1, PDS |
| :---: | :--- |
| 0 | Normal operation |
| 1 | Forced low |

If the unlocked state is detected during a channel change, the PDS (sub-charge pump) operates, $\mathrm{R} 1 \leftarrow \mathrm{R} 1 \mathrm{M} / \mathrm{R} 1 \mathrm{~S}$, the low-pass filter time constant is reduced, and lockup is accelerated.


* Unlock detection data: UL1 = 1 must be set. This sets the unlock detection width to " $\pm 0.5 \mu \mathrm{~s}$ " or " $\pm 1 \mu \mathrm{~s}$ " mode; if a phase difference that is greater than the value in question is detected, the signal is unlocked and the sub-charge pump operates. As the locked condition is approached and the phase difference falls to less than the unlocked detection width, the sub-charge pump stops operating (goes to high impedance).


## LA17000M

## Other Items

[1] Notes on the Phase Comparator Dead Zone

| DZ1 | DZ0 | Dead zone mode | Charge pump | Dead zone |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | DZA | ON/OFF | --0 s |
| 0 | 1 | DZB | ON/ON | -0 s |
| 1 | 0 | DZC | OFF/OFF | +0 s |
| 1 | 1 | DZD | OFF/OFF | ++0 s |

Since correction pulses are output from the charge pump even if the PLL is locked when the charge pump is in the ON/ON state, the loop can easily become unstable. This point requires special care when designing application circuits.

The following problems may occur in the ON/ON state.

- Side band generation due to reference frequency leakage
- Side band generation due to both the correction pulse envelope and low frequency leakage

Schemes in which a dead zone is present (OFF/ON) have good loop stability, but have the problem that acquiring a high $\mathrm{C} / \mathrm{N}$ ratio can be difficult. On the other hand, although it is easy to acquire a high $\mathrm{C} / \mathrm{N}$ ratio with schemes in which there is no dead zone, it is difficult to achieve high loop stability. Therefore, it can be effective to select DZA or DZB, which have no dead zone, in applications which require an FM S/N ratio in excess of 90 to 100 dB , or in which an increased AM stereo pilot margin is desired. On the other hand, we recommend selecting DZC or DZD, which provide a dead zone, for applications which do not require such a high FM signal-to-noise ratio and in which either AM stereo is not used or an adequate AM stereo pilot margin can be achieved.

Dead Zone
The phase comparator compares fp to a reference frequency (fr) as shown in Fig. 1. Although the characteristics of this circuit (see Fig. 2) are such that the output voltage is proportional to the phase difference $\varnothing$ (line A), a region (the dead zone) in which it is not possible to compare small phase differences occurs in actual ICs due to internal circuit delays and other factors (line B). A dead zone as small as possible is desirable for products that must provide a high $\mathrm{S} / \mathrm{N}$ ratio.
However, since a larger dead zone makes this circuit easier to use, a larger dead zone is appropriate for popularlypriced products. This is because it is possible for RF signals to leak from the mixer to the VCO and modulate the VCO in popularly-priced products in the presence of strong RF inputs. When the dead zone is narrow, the circuit outputs correction pulses and this output can further modulate the VCO and generate beat frequencies with the RF
signal.


Fig. 1


Fig. 2 A13327
[2] Notes on the PLL IN and HCTR pins
Coupling capacitors must be placed extremely close to these pins. The capacitance should be about 100 pF . If a capacitor with a capacitance of 100 pF or less is not used with HCTR in particular, there will be a long wait until the bias level is reached, which may sometimes cause miscounting.
[3] Notes on IF counting
When using the general-purpose counter for IF counting, be certain to have the microcontroller determine whether the IF-IC SD (Station Detector) signal is present or not, and to turn on the IF count buffer output and conduct the count, but only if the SD signal is present. Conducting an auto search using only the IF count is not reliable, since there is a possibility of stopping even where there is no station due to leaked output from the IF count buffer.
[4] Using the DO pin
Aside from data output mode, the DO pin can also be used to check for the completion of counting by the generalpurpose counter, unlock detection output, and to check for changes in the input pins. It is also possible to input the status of the input pins (I/O-1, I/O-2) to the controller, unchanged, via the DO pin.

## LA17000M

[5] Cautions concerning the use of XBUF
When the XBUF output is on (AM up conversion is being used), the XBUF signal may leak to the adjacent pins (PD0, I/O-3), so do not use PD0 and I/O-3 for AM reception control. (Use the PD1 pin for the AM reception charge pump.) When using PD0 and I/O-3 for FM reception control, the XBUF output must be turned off ( XB data $=0$ ).
[6] Power supply pins
To filter out noise, insert a capacitor of at least 2000 pF between the power supply pins VDD and Vss. The capacitor must be located as close to the pins as possible.

Tuner Block Pin Description

| Pin No. | Function | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: |
| 1 | Antenna damping drive pin. |  | The antenna damping current flows to this pin when the pin 2: RF AGC voltage is $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{D}}$. |
| 2 | RF AGC | A13329 | FET 2nd gate voltage control pin. |
| 3 | F.E.GND |  |  |
| 4 | OSC | A13330 | OSC pin with built-in Tr. capacitor for oscillator circuit. |

Continued on next page.

## LA17000M

Continued from preceding page.

| Pin No. | Function | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: |
| 6 | F.E.Vcc, AM/FM switch pin |  | Pin 6 is shared for FM F.E.Vcc and the AM/FM SW circuit. |
| 7 | AM OSC |  | First OSC for AM. <br> Permits oscillation up to the SW band. <br> ALC circuit connected. |
| $\begin{aligned} & 8 \\ & 9 \end{aligned}$ | Noise AGC sensitivity AGC adjusting pin | A13332 | Pin 8 is the noise sensitivity setting pin. After setting a moderate field (approximately $50 \mathrm{~dB} \mu$ ), use the pin 9 AGC adjusting pin to make the setting for weak fields (approximately 20 to $30 \mathrm{~dB} \mu$ ). |
| 10 | AM 2nd OSC |  | Shared pin. <br> CF selectivity switch. <br> Select either 10.7 MHz 1st IF input pin 72 or pin 78. <br> - A second local oscillation signal is injected by the PLL XBuffer. <br> * The PLL X'tal is as follows: <br> AM 9 kHz step $\quad 10.35 \mathrm{MHz}$ <br> AM 10 kHz step 10.25 MHz <br> (NDK AT-51 type: XTAL oscillator) |

Continued on next page.

Continued from preceding page.

| Pin No. | Function | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 11 \\ & 12 \end{aligned}$ | Memory circuit pin Memory circuit pin |  | Memory circuit used when the noise canceller is in operation. |
| 13 | Pilot input | A13334 | Pin 13 - PLL circuit signal input pin. |
| 14 | N.C, MPX, MRC, GND |  | GND for N.C/MPX/MRC circuit. |
| $\begin{aligned} & 15 \\ & 16 \end{aligned}$ | MPX output (LEFT) MPX output (RIGHT) | A13335 | De-emphasis $50 \mu \mathrm{~s} ; 0.015 \mu \mathrm{~F}$ <br> $75 \mu \mathrm{~s} ; 0.022 \mu \mathrm{~F}$ |

Continued on next page.

Continued from preceding page.

| Pin No. | Function | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: |
| 17 | SD pin <br> Stereo indicator |  | For FM: <br> V17 switches among three modes according to the following voltages. <br> 5 V : Operates in conjunction with the SD pin and the IF count buffer. <br> 2.5 V : Operates as SD pin in forced SD mode. RDS AF9AR. <br> 0 V : Reception mode stereo indicator <br> For AM: (two modes: 0 and 5 V ) <br> 5 V : Operates as SEEK SD pin. <br> 0 V : Reception mode, not used |
| 35 | Pilot canceller signal input |  | The pilot signal level requires adjustment since it changes according to variations in the IF output level, etc. |
| 36 | Pilot canceller signal output |  | Pin 36 pilot canceller signal output pin. |

Continued on next page.

Continued from preceding page.

Pin No. | Function |
| :---: |
| VCO |

Continued on next page.

Continued from preceding page.
Pin No.

Continued on next page.

## LA17000M

Continued from preceding page.

Pin No. | Function |
| :---: |
| Noise canceller input |
| output |

Continued on next page.

Continued from preceding page.

| Pin No. | Function | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 50 \\ & 51 \\ & 52 \\ & 53 \end{aligned}$ | AFC <br> QD output <br> QD input <br> VREF | A13349 | - R1: Resistor that determines the band muting function. <br> Increasing the value of R1 narrows the band Reducing the value of R1 widens the band. <br> - Null voltage Voltage between pins 50 and 53 during tuning: $V_{50-53}=0 V$ <br> Band muting turns on when $\left\|V_{50-53}\right\| \geq 0.7 \mathrm{~V}$. $\mathrm{V}_{53}=4.9 \mathrm{~V}$ |
| 54 | FM SD Adi |  | Current of $130 \mu \mathrm{~A}$ flows from pin 54 and comparison voltage is determined by external resistance. |
| 55 | Keyed AGC <br> AM stereo buffer | A13351 | The keyed AGC operates when the voltage divided by the $6.4-\mathrm{k} \Omega$ and $3.6-\mathrm{k} \Omega$ resistors on S-meter output pin 42 falls below the voltage determined by the resistor between pin 55 and GND. <br> Shared pin for the AM stereo decoder IF buffer. |

Continued on next page.

Continued from preceding page.

| Pin No. | Function | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: |
| 57 | HCC capacitor | A13352 | HCC frequency characteristics are determined by the capacitance of the external capacitor. |
| 58 | AM L.C. pin | A13353 | In AM mode, this changes the frequency characteristics of the unneeded audio band below 100 Hz in order to produce clear audio. <br> Note: <br> The capacitor for the LC must be connected to Vcc (pin 56) (because the detection circuit operates with $V_{C C}$ as a reference). <br> The cutoff frequency $f \mathrm{f}$ is determined by the following formula: $\mathrm{fc}=1 / 2 \pi \times 50 \mathrm{k} \Omega \times \mathrm{C}$ |
| 59 | Pilot detector | A13354 | Inserting a 1-M $\Omega$ resistor between pin 59 and $\mathrm{V}_{\mathrm{cc}}$ forces MONO. |

Continued on next page.

Continued from preceding page.

| Pin No. | Function | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: |
| 60 | IF AGC |  | Q1: Seek time constant switch $\tau=2.2 \mu \mathrm{~F} \times 300 \mathrm{k}$ <br> (2) SEEK $\tau=2.2 \mu \mathrm{~F} \times 10$ <br> Connect external C to Vcc (because the IF amplifier operates with $\mathrm{V}_{\mathrm{CC}}$ as a reference). |
| 61 | IF output |  | IF amplifier load |
| 62 | AM <br> ANT damping drive output Wideband AGC input |  | $162=6 \mathrm{~mA}$ max <br> ANT damping current |

Continued on next page.

Continued from preceding page.

| Pin No. | Function | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: |
| 63 | FM mute on Adjust |  | Vary the external resistor to adjust the mute on level. |
| $\begin{aligned} & 64 \\ & 73 \end{aligned}$ | RF AGC bypass RF AGC |  | RF AGC rectification capacitor <br> The distortion in low-frequency modulation is determined as follows. <br> C64, C73 $\rightarrow$ Increase <br> Distortion $\rightarrow$ Good <br> Response $\rightarrow$ Slow <br> C64, C73 $\rightarrow$ Decrease <br> Distortion $\rightarrow$ Worsens <br> Response $\rightarrow$ Fast |
| 66 67 | IF bypass <br> FM IF input | A13360 | Be careful in regards to the GND point for the limiter amplifier input $C$. Ground C 1 at a point that does not increase AMR. |
| 68 | IF input |  | Input impedance $2 \mathrm{k} \Omega$ |

Continued on next page.

Continued from preceding page.

| Pin No. | Function |
| :--- | :--- | :--- |
| 72 |  |
| 78 |  | | IF amplifier output |
| :--- |
| IF amplifier input wide |
| input |
| IF amplifier input |
| narrow input |

Continued on next page.

Continued from preceding page.

| Pin No. | Function | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 75 \\ & 76 \\ & 80 \end{aligned}$ | MIX ouput <br> MIX input |  <br> A13365 | Double-balance type mixer Pins 75 and 76, MIX output, 10.7 MHz output <br> Pin 80, MIX input <br> Emitter injection method and injection amount are determined by the values of C1 and C2. <br> Note: <br> The line for pin 80 must not approach pins 75 and 76. |
| 79 | 1st MIX INPUT | A13368 | 1st MIX input Input impedance: approximately $10 \mathrm{k} \Omega$ |

## LA17000M

## Methods for Using the LA17000M

(1) About $\mathrm{V}_{\mathrm{CC}}$ and GND

| Pin 56 | Vcc for FM IF, AM, NC, MPX, and MRC |
| :--- | :--- |
| Pin 39 | GND for FM IF and AM |
| Pin 14 | GND for NC, MPX and MRC |
| Pin 77 | Vcc for FM FE, AM 1st MIX, and 1st OSC |
| *Pin 6 | VCc for FM FE and AGC, and AM/FM switch |
| Pin 3 | GND for FM FE, AM 1st MIX, and 1st OSC |

(2) Notes on AM coil connection
$\mathrm{V}_{\mathrm{CC}}$ for the 1st OSC coil that is connected to pin 7 should have the same electric potential as pin 77.
Connect pin 61 IFT to pin 70 MIX coil. VCC should have the same electric potential as pin 56.
(3) AM/FM switch

Pin 6 serves as FM, FE, and RFAGC $\mathrm{V}_{\mathrm{CC}}$.


| Pin 6 voltage | Mode |
| :---: | :---: |
| 8 | FM |
| OPEN | AM |

(4) Relationship between pin 38 and pin 17

4-1. For FM
Pin 17 STEREO indicator and SD dual-purpose pin
Pin 38 [DC input SEEK, STOP pin (control pin)

- AC output IF count buffer pin


| SW1 | SW2 | Pin 38 voltage | Pin 17 | Pin 17 |
| :---: | :---: | :---: | :---: | :---: |
| OPEN | OPEN | 5 V | IF count buffer on | SD |
| ON | OPEN | 2.5 V | IF count buffer on | High-speed SD |
| - | ON | 0.7 V or less | OFF | Stereo indicator |

Relationship Between Pin 38 Control Method and Output from Pins 38 and 17

## LA17000M

Relationship between FMSD, IF count buffer output, S-meter, and mute drive output


## About FM SD



4-2. For AM


Pin 71 AM, SD, Adj Pin
(5) AM STEREO support pin


- To attenuate the pin 55 AC level, add capacitance between GND and pin 55. For example, if pin 67 is added between GND and pin 55, the AM IF output decreases by about 6 dB .


## LA17000M

(6) About MUTE ATT

It is possible to switch to one of three levels $(-20 \mathrm{~dB},-30 \mathrm{~dB}$, or $-40 \mathrm{~dB})$ by means of the resistor between pin 74 and GND. (This also has an effect on the total gain of the tuner.)


A13376


A13377


A13378

MUTE time constant
Attack $10 \mathrm{k} \Omega \times \mathrm{C} 49$
Release $50 \mathrm{k} \Omega \times \mathrm{C} 49$

(7) MRC circuit


The stereo blend curve can be adjusted through the R28 external resistor.

1) When there is no AC noise on pin 48
$\mathrm{V} 42=\mathrm{V} 43-\mathrm{VBE}$
$\uparrow$
QMRC
V 43 is approximately 2.5 V when ANT input is $60 \mathrm{~dB} \mu$ or higher.
2) Because the MRC noise amplifier gain is fixed, adjust MRC by reducing the AC input level.

3) The MRC attack and release are determined by C 43 on pin 43.

Attack $7 \mu \mathrm{~A} \cdot \mathrm{C} 27$
Release $500 \Omega \cdot \mathrm{C} 27$
(8) FM soft mute


Compare the pin 63 MUTE ON adjusting voltage and the V42 S-meter voltage, and adjust the MUTE ON point.
(9) About the noise canceller

The noise canceller improves the characteristics by implementing the circuits that determine the gate time with a logic circuit.
Because a conventional noise canceller determines the time constant according to CR as shown in Fig. 5, the rise time is dependent on the CR, as shown in Fig. 6. This caused a delay in the rise, which resulted in a deterioration of noise filtering performance when the rise was delayed too much. In the LA17000, the circuits that determine the gate time have been configured with logic, resulting in a faster rise and
 making more reliable noise filtering possible.




## LA17000M

Recommended External Components

| Component name | Manufacturer | Component number | Component model number |
| :---: | :---: | :---: | :---: |
| AM loading coil | Toko Sumida Electronics Co., Ltd. | L1 | $\begin{aligned} & \text { 7TL-269ANS-0720Z } \\ & \text { SA-1062 } \end{aligned}$ |
| AM ANT-IN | Toko Sumida Electronics Co., Ltd. | L2 | $\begin{aligned} & \text { 7PSU-385BNS-027Z } \\ & \text { SA-1048 } \\ & \hline \end{aligned}$ |
| AM RF LPF | Toko Sumida Electronics Co., Ltd. | L3 | 5VUS-A286LBIS-15327 <br> SA-1051 |
| AM choke coil | Toko Sumida Electronics Co., Ltd. | L4 | $\begin{aligned} & \text { 8RB-187LY-222J } \\ & \text { RC875-222J } \end{aligned}$ |
| AM 2nd MIX coil | Toko Sumida Electronics Co., Ltd. | L7 | $\begin{aligned} & \text { 5PG-5PGLC-5310N } \\ & \text { SA-264 } \end{aligned}$ |
| AM IF coil | Toko Sumida Electronics Co., Ltd. | L8 | $\begin{aligned} & \text { 7PSGTC-50002Y=S } \\ & \text { SA-1063/SA-1112 } \end{aligned}$ |
| AM OSC1 coil | Toko Sumida Electronics Co., Ltd. | L9 | $\begin{aligned} & \text { 7KSS-V666SNS-213BY } \\ & \text { SA-359 } \end{aligned}$ |
| AM/FM MIX coil with selectivity switch | Toko | L10 | 7PSG-8261N-5202D=S |
| AM/FM MIX coil without selectivity switch | Sumida Electronics Co., Ltd. Toko | L10 | $\begin{aligned} & \text { SA-266 } \\ & \text { 371DH-1108FYH } \end{aligned}$ |
| FM detection coil | Sumida Electronics Co., Ltd. Toko | L14 | SA-208 DM600DEAS-8407GLF |
| FM OSC coil | Sumida Electronics Co., Ltd. Toko | L11 | $\begin{aligned} & \text { SA-125 (JP), SA-278 (US) } \\ & \text { T-666NF-251APZ (JP), T-666SNF-2471B (US) } \end{aligned}$ |
| FM RF coil | Sumida Electronics Co., Ltd. Toko | L12 | $\begin{aligned} & \text { SA-143 (JP), SA-250 (US) } \\ & \text { T-666NF-269X (JP), T-666SNF-246JA (US) } \end{aligned}$ |
| FM ANT coil | Sumida Electronics Co., Ltd. Toko | L13 | SA-144 (JP), SA-231 (US) <br> T-666NF-268Z (JP), T-666SNF-244X (US) |
| MPX ceramic oscillator | Murata Manufacturing Co., Ltd. Kyocera | VCO1 | $\begin{aligned} & \hline \text { CSB912JF108 (912 kHz) } \\ & \text { KRB-912F108 (912kHz) } \end{aligned}$ |
| PLL X'tal oscillator | Nihon Dempa kogyo | VCO2 | LN-P-0001 (10.25, 10.35 MHz) |
| FM ceramic filter | Murata Manufacturing Co., Ltd. | CF1 | SFE 10.7MS3A50K-A |
| FM/AM narrow band ceramic filter | Murata Manufacturing Co., Ltd. | CF2 | SFE 10.7 MTE |
| AM ceramic filter | Toko Murata Manufacturing Co., Ltd. | CF3 | LFCM450H SFPS450H |
| AM pin diode | SANYO Electric Co., Ltd. | PIN1 | 1SV234/267 |
| AMRF FET+TR | SANYO Electric Co., Ltd. | FET1 | FC18 |
| AM OSC1 varactor | SANYO Electric Co., Ltd. | VD2 | SVC252/253 |
| FM pin diode | SANYO Electric Co., Ltd. | PIN2 | 1SV234 |
| FM RF amplifier FET | SANYO Electric Co., Ltd. | FET2 | 3SK263/264 |
| FM RF/ANT/OSC varactor | SANYO Electric Co., Ltd. | VD3 | SVC231/208 |

## Crystal oscillator

Nihon Dempa Kogyo Co., Ltd.

| Frequency: | 10.25 MHz | 10.35 MHz |
| :--- | :--- | :--- |
| CL: | 16 pF | 16 pF |
| Model name: | LN-P-0001 | LN-P-0001 |

## Coil specifications

Sumida Electronics Co., Ltd.
[AM block]
AM FILTER (SA-1051)


AM IF1 (SA-264)


AM loading (SA-1062)


AM OSC (SA-359)


AM IF2 (SA-1063)


AM ANT IN (SA-1048)


For AM RF amplifier (RC875-222J)

[FM block]
FM RF (SA-1060)


FM OSC (SA-1052)


FM DET (SA-208)


FM ANT (SA-1061)


FM MIX (SA-266)


TOKO Co., Ltd.
[AM block]
AM FILTER (A286LBIS-15327)


AM IF1 (7PSGTC-5001A=S)


AM loading (269ANS-0720Z)


For AM RF amplifier (187LY-222)

[FM block]
FM RF (V666SNS-208AQ)


FM OSC (V666SNS-205APZ)


FM DET (DM600DEAS-8407GLF)


AM OSC (V666SNS-213BY)


AM IF2 (7PSGTC-5002Y=S)


AM ANT IN (385BNS-027Z)


FM ANT (V666SNS-209BS)


FM MIX (371DH-1108FYH)


FM MIX (826IN-5202D=S)



FM Antenna input Temperature Characteristics (1)


FM Antenna input Temperature Characteristics (3)


AM I/O Characteristics


AM2 Signal Interference Characteristics


FM Antenna input Temperature Characteristics (2)


FM Antenna input Temperature Characteristics (4)



FM Antenna input Temperature Characteristics (7)


AM Antenna input Temperature Characteristics (1)


AM Antenna input Temperature Characteristics (3)


AM Antenna input Temperature Characteristics (2)


AM Antenna input Temperature Characteristics (4)


## LA17000M



AM Antenna input Temperature Characteristics (7)


- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

■ SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.

■ In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.

- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.

■ Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.

- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of June, 2001. Specifications and information herein are subject to change without notice.


[^0]:    *1 $\mathrm{CTC}=0: 40 \mathrm{mVrms}$; however, when $\mathrm{CTC}=1$, the frequency range is HCTR: 8 to 12 MHz $\mathrm{CTC}=1: 70 \mathrm{mVrms}$

