

April 1988 Revised August 1999

74F377

Octal D-Type Flip-Flop with Clock Enable

General Description

The 74F377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable $\overline{(CE)}$ is LOW.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output. The $\overline{\text{CE}}$ input must be stable only one setup time prior to the LOW-to-HIGH clock transition for predictable operation.

Features


- Ideal for addressable register applications
- Clock enable for address and data synchronization applications
- Eight edge-triggered D-type flip-flops
- Buffered common clock
- See 74F273 for master reset version
- See 74F373 for transparent latch version
- See 74F374 for 3-STATE version

Ordering Code:


Order Number	Package Number	Package Description
74F377SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F377SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F377PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" tot he ordering code.

Logic Symbols



Connection Diagram



Unit Loading/Fan Out

Pin Names	December	U.L.	Input I _{IH} /I _{IL}	
	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
D ₀ –D ₇	Data Inputs	1.0/1.0	20 μA/-0.6 mA	
CE	Clock Enable (Active LOW)	1.0/1.0	20 μA/-0.6 mA	
CP	Clock Pulse Input	1.0/1.0	20 μA/–0.6 mA	
Q ₀ –Q ₇	Data Outputs	50/33.3	−1 mA/20 mA	


Mode Select-Function Table

O constituting the late		Output		
Operating Mode	СР	CE	D _n	Q _n
Load "1"	~	I	h	Н
Load "0"	~	I	I	L
Hold	~	h	Х	No Change
(Do Nothing)	X	Н	Х	No Change

- $\begin{array}{lll} H = HIGH\ Voltage\ Level \\ h = HIGH\ Voltage\ Level\ one\ setup\ time\ prior\ to\ the\ LOW-to-HIGH\ Clock\ Transition \end{array}$
- L = LOW Voltage Level
 I = LOW Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition
- X = Immaterial

 ✓ = LOW-to-HIGH Clock Transition

Logic Diagram



Absolute Maximum Ratings(Note 1)

 $\begin{array}{ll} \mbox{Storage Temperature} & -65^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \mbox{Ambient Temperature under Bias} & -55^{\circ}\mbox{C to } +125^{\circ}\mbox{C} \\ \end{array}$

Junction Temperature under Bias -55° C to $+150^{\circ}$ C V_{CC} Pin Potential to Ground Pin -0.5V to +7.0V

Voltage Applied to Output

3-STATE Output
Current Applied to Output

% in LOW State (Max) twice the rated I_{OL} (mA) ESD Last Passing Voltage (Min) 4000V

Recommended Operating Conditions

Free Air Ambient Temperature 0°C to +70°C Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	v _{cc}	Conditions
V _{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH 10% V _{CC}	2.5			V	Min	I _{OH} = -1 mA
	Voltage 5% V _{CC}	2.7			V	IVIIII	$I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW 10% V _{CC}			0.5	V	Min	I _{OL} = 20 mA
	Voltage						
I _{IH}	Input HIGH Current			5.0	μΑ	Max	$V_{IN} = 2.7V$
I _{BVI}	Input HIGH Current			7.0	^	Max	V 7.0V
	Breakdown Test			7.0	μА	IVIAX	V _{IN} = 7.0V
I _{IL}	Input LOW Current			-0.6	mA	Max	$V_{IN} = 0.5V$
los	Output Short-Circuit Current	-60		-150	mA	Max	V _{OUT} = 0V
I _{CEX}	Output HIGH Leakage Current			50	μΑ	Max	$V_{OUT} = V_{CC}$
V _{ID}	Input Leakage	4.75			V	0.0	$I_{ID} = 1.9 \mu A$
	Test	4.75			V	0.0	All Other Pins Grounded
I _{OD}	Output Leakage			3.75	^	0.0	V _{IOD} = 150 mV
	Circuit Current			3.73	μА	0.0	All Other Pins Grounded
I _{CCH}	Power Supply Current		35	46	A	May	CP =
I _{CCL}			44	56	mA	Max	$D_n = \overline{MR} = HIGH$


-0.5V to +5.5V


AC Electrical Characteristics

Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	130			85		105		MHz
t _{PLH}	Propagation Delay	3.0		7.0	2.0	8.5	2.5	7.5	20
t _{PHL}	CP to Q _n	4.0		9.0	3.0	10.5	3.5	9.0	ns

AC Operating Requirements

		$T_A = +25$ °C $V_{CC} = +5.0V$		$T_A = -55$ °C to +125°C $V_{CC} = +5.0V$		$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$		Units	
Symbol	Parameter								
		Min	Max	Min	Max	Min	Max		
t _S (H)	Setup Time, HIGH or LOW	3.0		3.5		3.0		ne	
t _S (L)	D _n to CP	3.5		4.0		3.5		ns	
t _H (H)	Hold Time, HIGH or LOW	0.5		1.0		0.5		ns	
t _H (L)	D _n to CP	1.0		1.0		1.0			
t _S (H)	Setup Time, HIGH or LOW	4.1		4.0		4.1			
t _S (L)	CE to CP	3.5		5.0		4.0		ns	
t _H (H)	Hold Time, HIGH to LOW	0.5		1.5		0.5			
t _H (L)	CE to CP	2.0		2.5		2.0		ns	
t _W (H)	Clock Pulse Width,	6.0		5.0		6.0		no	
$t_W(L)$	HIGH or LOW	6.0		5.0		6.0		ns	





20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com