


4 BIT D TYPE LATCH

- HIGH SPEED :
 $t_{PD} = 21\text{ns}$ (TYP.) at $V_{CC} = 4.5\text{V}$
- LOW POWER DISSIPATION:
 $I_{CC} = 2\mu\text{A}$ (MAX.) at $T_A=25^\circ\text{C}$
- COMPATIBLE WITH TTL OUTPUTS :
 $V_{IH} = 2\text{V}$ (MIN.) $V_{IL} = 0.8\text{V}$ (MAX)
- BALANCED PROPAGATION DELAYS:
 $t_{PLH} \approx t_{PHL}$
- SYMMETRICAL OUTPUT IMPEDANCE:
 $|I_{OHI}| = I_{OL} = 4\text{mA}$ (MIN)
- PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 75

DESCRIPTION

The M74HCT75 is an high speed CMOS 4 BIT D TYPE LATCH fabricated with silicon gate C²MOS technology.

It contains two groups of 2 bit latches controlled by an enable input (G1•2 or G3•4). These two latch groups can be used in different circuits. Each latch has Q and \bar{Q} outputs (1Q - 4Q and 1 \bar{Q} - 4 \bar{Q}). The data applied to the data input is transferred to the Q and \bar{Q} outputs when the enable input is taken high and the outputs will follow the data input as long as the enable input is kept high. When the




ORDER CODES

PACKAGE	TUBE	T & R
DIP	M74HCT75B1R	
SOP	M74HCT75M1R	M74HCT75RM13TR
TSSOP		M74HCT75TTR

enable input is taken low, the information data applied to the data input is retained at the outputs. The M74HCT75 is designed to directly interface HSC²MOS systems with TTL and NMOS components.


All inputs are equipped with protection circuits against static discharge and transient excess voltage.

PIN CONNECTION AND IEC LOGIC SYMBOLS



M74HCT75

INPUT AND OUTPUT EQUIVALENT CIRCUIT




PIN DESCRIPTION

PIN No	SYMBOL	NAME AND FUNCTION
1, 4, 11, 8	1Q to 4Q	Complementary Latch Outputs
2, 3, 6, 7	1D to 4D	Data Inputs
4	G3 • 4	Latch Enable Input, latches 3 and 4
13	G1 • 2	Latch Enable Input, latches 1 and 2
16, 15, 10, 9	1Q to 4Q	Latch Outputs
12	GND	Ground (0V)
5	V _{CC}	Positive Supply Voltage

TRUTH TABLE

INPUTS		OUTPUTS		FUNCTION
D	G	Q	\bar{Q}	
L	H	L	H	
H	H	H	L	
X	L	Q _n	Q _n	LATCH

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	-0.5 to +7	V
V_I	DC Input Voltage	-0.5 to $V_{CC} + 0.5$	V
V_O	DC Output Voltage	-0.5 to $V_{CC} + 0.5$	V
I_{IK}	DC Input Diode Current	± 20	mA
I_{OK}	DC Output Diode Current	± 20	mA
I_O	DC Output Current	± 25	mA
I_{CC} or I_{GND}	DC V_{CC} or Ground Current	± 50	mA
P_D	Power Dissipation	500(*)	mW
T_{stg}	Storage Temperature	-65 to +150	°C
T_L	Lead Temperature (10 sec)	300	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied

(*) 500mW at 65 °C; derate to 300mW by 10mW/°C from 65°C to 85°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	4.5 to 5.5	V
V_I	Input Voltage	0 to V_{CC}	V
V_O	Output Voltage	0 to V_{CC}	V
T_{op}	Operating Temperature	-55 to 125	°C
t_r, t_f	Input Rise and Fall Time ($V_{CC} = 4.5$ to 5.5V)	0 to 500	ns

M74HCT75

DC SPECIFICATIONS

Symbol	Parameter	Test Condition		Value						Unit	
		V _{CC} (V)		T _A = 25°C			-40 to 85°C		-55 to 125°C		
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
V _{IH}	High Level Input Voltage	4.5 to 5.5		2.0			2.0		2.0		V
V _{IL}	Low Level Input Voltage	4.5 to 5.5				0.8		0.8		0.8	V
V _{OH}	High Level Output Voltage	4.5	I _O =-20 µA	4.4	4.5		4.4		4.4		V
			I _O =-4.0 mA	4.18	4.31		4.13		4.10		
V _{OL}	Low Level Output Voltage	4.5	I _O =20 µA		0.0	0.1		0.1		0.1	V
			I _O =4.0 mA		0.17	0.26		0.33		0.40	
I _I	Input Leakage Current	5.5	V _I = V _{CC} or GND			± 0.1		± 1		± 1	µA
I _{CC}	Quiescent Supply Current	5.5	V _I = V _{CC} or GND			2		20		40	µA
Δ I _{CC}	Additional Worst Case Supply Current	5.5	Per Input pin V _I = 0.5V or V _I = 2.4V Other Inputs at V _{CC} or GND I _O = 0			2.0		2.9		3.0	mA

AC ELECTRICAL CHARACTERISTICS (C_L = 50 pF, Input t_r = t_f = 6ns)


Symbol	Parameter	Test Condition		Value						Unit	
		V _{CC} (V)		T _A = 25°C			-40 to 85°C		-55 to 125°C		
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
t _{TLH} t _{THL}	Output Transition Time	4.5			8	15		19		22	ns
t _{PLH} t _{PHL}	Propagation Delay Time (DATA - Q)	4.5			18	28		35		42	ns
t _{PLH} t _{PHL}	Propagation Delay Time (G - Q)	4.5			21	33		41		50	ns
t _{W(H)}	Minimum Pulse Width (G)	4.5			8	15		19		22	ns
t _s	Minimum Set-Up Time	4.5			4	10		13		15	ns
t _h	Minimum Hold Time	4.5				5		5		8	ns

CAPACITIVE CHARACTERISTICS


Symbol	Parameter	Test Condition		Value						Unit		
		V_{CC} (V)		$T_A = 25^\circ C$			-40 to $85^\circ C$		-55 to $125^\circ C$			
				Min.	Typ.	Max.	Min.	Max.	Min.			
C_{IN}	Input Capacitance				5	10		10		10	pF	
C_{PD}	Power Dissipation Capacitance (note 1)				61						pF	

1) C_{PD} is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. $I_{CC(\text{opr})} = C_{PD} \times V_{CC} \times f_{IN} + I_{CC}$

TEST CIRCUIT




$C_L = 50\text{pF}$ or equivalent (includes jig and probe capacitance)
 $R_T = Z_{OUT}$ of pulse generator (typically 50Ω)

WAVEFORM : PROPAGATION DELAY TIMES, MINIMUM PULSE WIDTH, SETUP AND HOLD TIMES
(f=1MHz; 50% duty cycle)


S - 10165

Plastic DIP-16 (0.25) MECHANICAL DATA						
DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1	0.51			0.020		
B	0.77		1.65	0.030		0.065
b		0.5			0.020	
b1		0.25			0.010	
D			20			0.787
E		8.5			0.335	
e		2.54			0.100	
e3		17.78			0.700	
F			7.1			0.280
I			5.1			0.201
L		3.3			0.130	
Z			1.27			0.050



SO-16 MECHANICAL DATA


DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			1.75			0.068
a1	0.1		0.2	0.003		0.007
a2			1.65			0.064
b	0.35		0.46	0.013		0.018
b1	0.19		0.25	0.007		0.010
C		0.5			0.019	
c1		45° (typ.)				
D	9.8		10	0.385		0.393
E	5.8		6.2	0.228		0.244
e		1.27			0.050	
e3		8.89			0.350	
F	3.8		4.0	0.149		0.157
G	4.6		5.3	0.181		0.208
L	0.5		1.27	0.019		0.050
M			0.62			0.024
S		8° (max.)				



PO13H

TSSOP16 MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			1.2			0.047
A1	0.05		0.15	0.002	0.004	0.006
A2	0.8	1	1.05	0.031	0.039	0.041
b	0.19		0.30	0.007		0.012
c	0.09		0.20	0.004		0.0089
D	4.9	5	5.1	0.193	0.197	0.201
E	6.2	6.4	6.6	0.244	0.252	0.260
E1	4.3	4.4	4.48	0.169	0.173	0.176
e		0.65 BSC			0.0256 BSC	
K	0°		8°	0°		8°
L	0.45	0.60	0.75	0.018	0.024	0.030



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2001 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom

© <http://www.st.com>

