

LR38620

DESCRIPTION


The LR38620 is a CMOS timing generator IC which generates timing pulses for driving 4 200 k-pixel CCD area sensor and processing pulses.

FEATURES


- Designed for 1/1.8-type 4 200 k-pixel CCD area sensor
- Frequency of driving horizontal CCD: 24.54545
 MHz
- In monitoring mode, it can be obtained 30 fields/s
- External shutter control function with serial data input is possible
- +3.3 V and +4.5 V power supplies
- Package:
 48-pin QFP (P-QFP048-0707) 0.5 mm pin-pitch

Timing Generator IC for 4 200 k-pixel CCD

PIN CONNECTIONS



BLOCK DIAGRAM



PIN DESCRIPTION

PIN NO.	SYMBOL	IO SYMBOL	POLARITY	PIN NAME	DESCRIPTION			
1	GND	_	-	Ground	A grounding pin.			
2	OFDC	O3MR1	Л	Control pulse output for OFD voltage	A pulse to control OFD voltage.			
3	OFDX	O3MR1	T	OFD pulse output	A pulse that sweeps the charge of the photo-diode for the electronic shutter. Connect to OFD pin of the CCD through the vertical driver IC and DC offset circuit. Held at H level in normal mode.			
4	V ₁ X	O3MR1	<u></u>	Vertical transfer pulse output 1	A vertical transfer pulse for the CCD. Connect to V1x pin of vertical driver IC.			
5	VH1AX	O3MR1	T	Readout pulse output 1A	A pulse that transfers the charge of the photo-diode to the vertical shift register. Connect to VH _{1AX} pin of vertical driver IC.			
6	VH1BX	O3MR1	T	Readout pulse output 1B	A pulse that transfers the charge of the photo-diode to the vertical shift register. Connect to VH _{1BX} pin of vertical driver IC.			
7	V ₂ X	O3MR1	L	Vertical transfer pulse output 2	A vertical transfer pulse for the CCD. Connect to V2x pin of vertical driver IC.			
8	Vзх	O3MR1	I	Vertical transfer pulse output 3	A vertical transfer pulse for the CCD. Connect to V3x pin of vertical driver IC.			
9	VНзах	O3MR1	T	Readout pulse output 3A	A pulse that transfers the charge of the photo-diode to the vertical shift register. Connect to VH3AX pin of vertical driver IC.			
10	VНзвх	O3MR1	T	Readout pulse output 3B	A pulse that transfers the charge of the photo-diode to the vertical shift register. Connect to VH3BX pin of vertical driver IC.			
11	V ₄ X	O3MR1	IJ	Vertical transfer pulse output 4	A vertical transfer pulse for the CCD. Connect to V4x pin of vertical driver IC.			
12	GND	_	_	Ground	A grounding pin.			
13	V _{DD3}	_	-	Power supply	Supply of +3.3 V power.			
14	V _{DD3}	_	_	Power supply	Supply of +3.3 V power.			
15	PBLK	SLK O3MR1		Pre-blanking pulse output	A pulse for pre-blanking. This pulse is controlled by serial data BLKCNT. BLKCNT = H; This pulse stays low during the absence of effective pixels within the vertical blanking or during the sweepout signal. BLKCNT = L; Continuous pulse			
					The output phase of PBLK is selected by serial data.			

PIN NO.	SYMBOL	IO SYMBOL	POLARITY	PIN NAME	DESCRIPTION												
					A pulse to clamp the optical black signal.												
					This pulse is controlled by serial data BCPCNT.												
					BCPCNT = H; This pulse stays high during the												
			7.5	Optical black clamp	absence of effective pixels within the												
16	BCPX	O3MR1	I	pulse output	vertical blanking or during the												
					sweepout signal.												
					BCPCNT = L; This pulse stays high during the												
					sweepout signal.												
			7.5		A pulse to clamp the dummy outputs of the CCD signal.												
17	CLPX	O3MR1	I	Clamp pulse output	This pulse stays high during the sweepout period.												
			пг		An output pin for AD converter. The output phase of												
18	ADCK	O6M32		AD clock output	ADCK is selected by serial data in 90° steps.												
			Ţ		A pulse to clamp the feed-through level for the CCD.												
19	FCDS	O6M32		CDS pulse output 1	The output phase and output polarity of FCDS are												
			T	, ,	selected by serial data.												
					A pulse to sample-hold the signal for the CCD.												
20	FS	O6M32		CDS pulse output 2	The output phase and output polarity of FS are selected												
			T	, ,	by serial data.												
21	SHTR	O3MR1	П	Trigger output	A trigger pulse for effective signal period.												
			7.	Line index pulse	The pulse is used in the color separator.												
22	22 ID	O3MR1		output	The signal switches between high and low at every line.												
23	V _{DD3}	_	_	Power supply	Supply of +3.3 V power.												
24	V _{DD3}	_	_	Power supply	Supply of +3.3 V power.												
25	GND	_	_	Ground	A grounding pin.												
	OKI	00010	00010		Object to a d	An input pin for reference clock oscillation.											
26	CKI	OSCI3	_	Clock input	The frequency is 49.0909 MHz.												
0.7	01/0	2140	00000	00000		Ola ale acchaech	An output pin for reference oscillation.										
27	CKO	OSCO3	_	Clock output	The output is the inverse of CKI (pin 26).												
	OLIK	001400	пг	Ola ali a cita i t	An output pin to generate HD and VD pulses.												
28	CLK	O6M32	П	Clock output	The frequency is 24.54545 MHz.												
		O6M32															An output pin for DSP IC. The frequency is 24.54545 MHz.
29	DCLK		П	Clock output	The output phase of DCLK is selected by serial data in												
					90° steps.												
	\/D	100	ır	Vertical reference	An input pin for reference of vertical pulse.												
30	VD	IC3 pt		pulse input	Connect to VD pin of DSP IC.												
0.4	LID	IC3		100		Horizontal drive	An input pin for reference of horizontal pulse.										
31	HD			pulse input	Connect to HD pin of DSP IC.												
20	00 50			Ctrobo pulsa issuit	An input pin for the strobe pulse, to control the functions												
32	ED ₀	ICSD3	_	Strobe pulse input	of LR38620. For details, see "Serial Data Control".												
				Chift register also	An input pin for the clock of the shift register, to control												
33	ED ₁	ICSD3	_	Shift register clock	the functions of LR38620. For details, see "Serial Data												
				input	Control".												

PIN NO.	SYMBOL	IO SYMBOL	POLARITY	PIN NAME	DESCRIPTION					
	FD .			Shift register data	An input pin for the data of the shift register, to control					
34	ED ₂	ICSD3	_	input	the functions of LR38620. For details, see "Serial Data"					
				•	Control".					
35	TST ₁	ICD3	_	Test pin 1	A test pin. Set open or to L level in normal mode.					
36	GND	ı	_	Ground	A grounding pin.					
37	VDD4	_	_	Power supply	Supply of +4.5 V power.					
38	V _{DD4}	_	_	Power supply	Supply of +4.5 V power.					
				All clear input	An input pin for resetting all internal circuit at power-on.					
39	ACLX	ICU4	_		Connect to VDD3 through the diode and GND through					
					the capacitor.					
40	40 FH ₁	O8M43	П	Horizontal transfer	A horizontal transfer pulse for the CCD.					
40		UOIVI43] []	pulse output 1	Connect to ∮H1 pin of the CCD.					
41	GND	ı	-	Ground	A grounding pin.					
42	GND	_	_	Ground	A grounding pin.					
43	FH2	O8M43	00140	00140	001440	001142	001142	П	Horizontal transfer	A horizontal transfer pulse for the CCD.
43	гп2	12 0010143		pulse output 2	Connect to ∮H₂ pin of the CCD.					
44	FR	O8M43		Decet miles and	A pulse to reset the charge of output circuit.					
44	гn	UOIVI43	JL	Reset pulse output	The output phase of FR is selected by serial data.					
45	TST2	ICD4	_	Test pin 2	A test pin. Set open or to L level in normal mode.					
46	TST3	ICD4	_	Test pin 3	A test pin. Set open or to L level in normal mode.					
47	V _{DD4}	_	_	Power supply	Supply of +4.5 V power.					
48	VDD4	_	_	Power supply	Supply of +4.5 V power.					

IC3 : Input pin (CMOS level)

ICD3 : Input pin (CMOS level with pull-down resistor)
ICSD3 : Input pin (CMOS schmitt-trigger level with pull-

down resistor)


ICD4 : Input pin (CMOS level with pull-down resistor)
ICU4 : Input pin (CMOS level with pull-up resistor)

O3MR1 : Output pin (output high level is VDD3.)

O6M32 : Output pin (output high level is VDD3.)
O8M43 : Output pin (output high level is VDD4.)

OSCI3 : Input pin for oscillation
OSCO3 : Output pin for oscillation

Serial Data Control SERIAL DATA INPUT TIMING



ED2 is shifted by the rising edge of ED1, and is latched by the pulse #1 which is generated after 122 to 162 ns delay from the rising edge of ED0. (See **Fig. 2**.)

The latched serial data are divided into two types by the data of Doo, and are relatched by the pulse #2 which is generated after 203 to 243 ns delay from the rising edge of EDo. (See **Fig. 1**.)

INMD is effective at the start of #3 horizontal line, and shutter control data are effective at the start of #11 horizontal line in monitoring mode and #93 horizontal line in still mode, and other data are effective at pulse #2.

EDo should be at low level during data inputs of ED1 and ED2 or while ACLX is at low level.




Fig. 1 Data Latch Timing




Fig. 2 Input Pulse Timing of ED₀, ED₁ and ED₂

SERIAL DATA INPUTS

 $D_{00} = L$

DATA	NAME	FUNCTION DATA = L		DATA = H	AT ACLX = L	
D01-D09	SDV ₀ -SDV ₈	Integration time control in field			All L	
	300-3008	period step by horizontal period.	-			
D10-D15	SDH ₀ -SDH ₅	Dummy	Fix to	All L		
D16	SDF ₀	Integration time control by field				
D17	SDF1	Integration time control by field	-	All L		
D18	SDF ₂	period.				
D19	SMD	Electronic shutter mode control	_		L	
D20	PWSA	Power save control	Normal	Power save	L	
D21	INMD	Integration mode control	Monitoring	Still	L	
D22	Dummy	Dummy	Fix to L level		L	
D23	Dummy	Dummy	Fix to L level		L	
D24	VHCNT	VH1AX to VH3BX control	H1AX to VH3BX control Output Held at H level		L	

$D_{00} = H$

DATA	NAME	FUNCTION	DATA = L	DATA = H	AT ACLX = L	
D01	ML1			All L		
D02	ML2		-	All L		
D03	MR1					
D04	MR2		-	All L		
D05	MR3					
D ₀₆	MC1					
D07	MC2		-	All L		
D08	МС3	Phase control				
D09	MS1	Priase control				
D10	MS2		-	All L		
D11	MS3					
D12	MD1					
D13	MD2		-	All L		
D14	MD3					
D15	MA1			All L		
D16	MA2		-	All L		
D17	Dummy					
D18	Dummy	Dummy	Fix to	All L		
D19	Dummy					
D20	MP1	Phase control			A II I	
D21	MP2	Thase control	-	All L		
D22	PLCH	Polarity control of FCDS and FS pulses	Negative	Positive	L	
D23	BLKCNT	PBLK control	Continuous	Discontinuous	L	
D24	BCPCNT	BCPX control	Continuous	Discontinuous	L	

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply voltage	VDD3, VDD4	-0.3 to +5.5	V
Input voltage	Vıз	-0.3 to VDD3 + 0.3	V
Input voltage	VI4	-0.3 to VDD4 + 0.3	V
Output voltage	Vo ₃	-0.3 to VDD3 + 0.3	V
Output voltage	V04	-0.3 to VDD4 + 0.3	V
Operating temperature	Topr	-20 to +70	°C
Storage temperature	Tstg	-55 to +150	°C

ELECTRICAL CHARACTERISTICS

DC Characteristics

 $(VDD3 = 3.3\pm10\%, VDD4 = 4.5\pm10\%, TOPR = -20 \text{ to } +70^{\circ}\text{C})$

		, ,					
PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	VIL3-1				0.2VDD3	V	1, 2
Input "High" voltage	VIH3-1		0.8VDD3			V	1, 2
Input "Low" voltage	VIL3-2		0.2VDD3			V	
Input "High" voltage	V IH3-2	Schmitt-buffer			0.75VDD3	V	3
Hysteresis voltage	$V_{T+} - V_{T-}$		0.14VDD3			V	
Input "Low" voltage	VIL4				0.2VDD4	V	1 5
Input "High" voltage	VIH4		0.8VDD4			V	4, 5
Input "Low" current	IIL3-1	$V_I = 0 V$			1.0	μΑ	1
Input "High" current	IIH3-1	$V_I = V_{DD3}$			1.0	μΑ	'
Input "Low" current	IIL3-2	$V_I = 0 V$			3.0	μΑ	2, 3
Input "High" current	IIH3-2	$V_I = V_{DD3}$	8.0		100	μΑ	2, 3
Input "Low" current		$V_I = 0 V$	20		300	μΑ	4
Input "High" current	IIH4-1	$V_I = V_{DD4}$			5.0	μΑ	4
Input "Low" current	IIL4-2	$V_I = 0 V$			5.0	μΑ	5
Input "High" current	IIH4-2	$V_I = V_{DD4}$	20		300	μΑ	3
Output "Low" voltage	VOL3-1	IOL = 3 mA			0.4	V	6
Output "High" voltage	VOH3-1	IOH = -2.5 mA	VDD3 - 0.5			V	
Output "Low" voltage	VOL3-2	IoL = 12 mA			0.4	V	7
Output "High" voltage	VOH3-2	lон = −10 mA	VDD3 - 0.5			٧	
Output "Low" voltage	Vol4	IoL = 20 mA			0.4	٧	
Output "High" voltage	Voн4	lон = −20 mA	VDD4 - 0.5			٧	8

NOTES:

- 1. Applied to inputs (IC3, OSCI3).
- 2. Applied to input (ICD3).
- 3. Applied to input (ICSD3).
- 4. Applied to input (ICU4).
- 5. Applied to input (ICD4).

- Applied to outputs (OSCO3, O3MR1). (Output (OSCO3) measures on condition that input (OSCI3) level is 0 V or VDD3.)
- 7. Applied to output (O6M32).
- 8. Applied to output (O8M43).

PACKAGE OUTLINES

