

## HT95AXXX

## 8-Bit I/O Type Phone Controller MCU

#### **Features**

- · Provide MASK type and OTP type version
- Operating voltage range: 2.4V~5.5V
- · Program ROM
  - HT95A400/40P: 16K×16 bits
  - HT95A300/30P: 8K×16 bits
  - HT95A200/20P: 4K×16 bits
  - HT95A100/10P: 4K×16 bits
- Data RAM
  - HT95A400/40P: 2880×8 bits
  - HT95A300/30P: 2112×8 bits
  - HT95A200/20P: 1152×8 bits
  - HT95A100/10P: 384×8 bits
- · Bidirectional I/O lines
  - HT95A400/40P: 44 I/O lines
  - HT95A300/30P: 28 I/O lines
  - HT95A200/20P: 28 I/O lines
  - HT95A100/10P: 20 I/O lines
- · 16-bit table read instructions
- Subroutine nesting
  - HT95A400/40P: 12 levels
  - HT95A300/30P: 8 levels
  - HT95A200/20P: 8 levels
  - HT95A100/10P: 4 levels

- Timer
  - Two 16-bit programmable Timer/Event Counter
  - Real time clock (RTC)
  - Watchdog Timer (WDT)
- Programmable frequency divider (PFD)
   Supported for HT95A400/40P, HT95A300/30P, HT95A200/20P
- Dual system clock: 32768Hz, 3.58MHz
- Four operating modes: Idle mode, Sleep mode, Green mode and Normal mode
- Up to 1.117µs instruction cycle with 3.58MHz system clock
- · All instructions in one or two machine cycles
- Built-in 3.58MHz DTMF Generator
- Built-in dialer I/O
- HT95A400/40P: 64-pin QFP package HT95A300/40P: 48-pin SSOP package HT95A200/20P: 48-pin SSOP package HT95A100/10P: 28-pin SOP package

## **Applications**

- · Cordless Phone
- · Fax and answering machines

· Other communication system

### **General Description**

The HT95AXXX family MCU are 8-bit high performance RISC-like microcontrollers with built-in DTMF generator and dialer I/O which provide MCU dialer implementation or system control features for telecom product applications. The phone controller has a built-in program ROM, data RAM and I/O lines for high end products design. In addition, for power management purpose, it has a built-in frequency up conversion circuit (32768Hz to 3.58MHz) which provides dual system clock and four types of operation modes. For example, it can operate with low speed system clock rate of 32768Hz in green mode with little power consumption. It can also operate

with high speed system clock rate of 3.58MHz in normal mode for high performance operation. To ensure smooth dialer function and to avoid MCU shut-down in extreme low voltage situation, the dialer I/O circuit is built-in to generate hardware dialer signals such as on-hook, hold-line and hand-free. Built-in real time clock and programmable frequency divider are provided for additional fancy features in product developments. The device is best suited for phone products that comply with versatile dialer specification requirements of different areas or countries.




## **Selection Table**

Part No.	Operating Voltage	Program Memory	Data Memory	Normal I/O	Dialer I/O	LCD	Timer	Stack	External Interrupt	DTMF Generator	FSK Receiver	Package
HT95A100 HT95A10P	2.4V~5.5V	4K×16	384×8	20	6	_	16-bit×2	4	3	<b>V</b>	_	28SOP
HT95A200 HT95A20P	2.4V~5.5V	4K×16	1152×8	28	8	_	16-bit×2	8	4	<b>√</b>	_	48SSOP
HT95A300 HT95A30P	2.4V~5.5V	8K×16	2112×8	28	8		16-bit×2	8	4	<b>V</b>	_	48SSOP
HT95A400 HT95A40P	2.4V~5.5V	16K×16	2880×8	44	8	_	16-bit×2	12	4	√	_	64QFP
HT95L000 HT95L00P	2.4V~5.5V	4K×16	384×8	14~18	6	12×8~16×8	16-bit×2	4	3	<b>V</b>	_	56SSOP
HT95L100 HT95L10P	2.4V~5.5V	4K×16	1152×8	16~20	8	16×8~20×8	16-bit×2	8	4	√	_	64QFP
HT95L200 HT95L20P	2.4V~5.5V	8K×16	1152×8	20~28	8	24×8~24×16	16-bit×2	8	4	<b>V</b>	_	100QFP
HT95L300 HT95L30P	2.4V~5.5V	8K×16	2112×8	16~28	8	36×16~48×16	16-bit×2	8	4	√	_	100QFP
HT95L400 HT95L40P	2.4V~5.5V	16K×16	2880×8	28~40	8	36×16~48×16	16-bit×2	12	4	√	_	128QFP
HT95C200 HT95C20P	2.4V~5.5V	8K×16	1152×8	20~28	8	24×8~24×16	16-bit×2	8	4	<b>V</b>	<b>√</b>	128QFP
HT95C300 HT95C30P	2.4V~5.5V	8K×16	2112×8	16~28	8	36×16~48×16	16-bit×2	8	4	<b>V</b>	√	128QFP
HT95C400 HT95C40P	2.4V~5.5V	16K×16	2880×8	28~40	8	36×16~48×16	16-bit×2	12	4	√	1	128QFP


Note: Part numbers suffixed with "P" are OTP devices, all others are mask version devices.

## Block Diagram (HT95A400/40P)





## **Pin Assignment**



## **Pin Description**

Pin Name	I/O	Description
CPU		
VDD	_	Positive power supply
VSS	_	Negative power supply, ground
X1	I	A 32768Hz crystal (or resonator) should be connected to this pin and X2.
X2	0	A 32768Hz crystal (or resonator) should be connected to this pin and X1.
XC	1	External low pass filter used for frequency up conversion circuit.
RES	1	Schmitt trigger reset input, active low.
ĪNT	I	Supported for HT95A400/40P, HT95A300/30P, HT95A200/20P Schmitt trigger input for external interrupt.  No internal pull-high resistor.  Edge trigger activated on a falling edge.
TMR0	ı	Supported for HT95A400/40P, HT95A300/30P, HT95A200/20P Schmitt trigger input for Timer/Event Counter 0.  No internal pull-high resistor.  Activated on falling or rising transition edge, selected by software.  Activated on a falling or rising transition edge, selected by software.
ĪNT/TMR0	ı	Supported for HT95A100/10P Schmitt trigger input for external interrupt or Timer/Event Counter 0. No internal pull-high resistor. For INT: Edge trigger activated on a falling edge. For TMR0: Activated on a falling or rising transition edge, selected by software.
TMR1	I	Supported for HT95A400/40P, HT95A300/30P, HT95A200/20P Schmitt trigger input for Timer/Event Counter 1. No internal pull-high resistor. Activated on falling or rising transition edge, selected by software.

Pin Name	I/O	Description
Normal I/O		
PA7~PA0	I/O	Bidirectional input/output ports. Schmitt trigger input and CMOS output. See mask option table for pull-high and wake-up function.
PB7~PB0	I/O	Bidirectional input/output ports. Schmitt trigger input and CMOS output. See mask option table for pull-high function
PD7~PD0	I/O	Bidirectional input/output ports. Schmitt trigger input and CMOS output. See mask option table for pull-high function
PE7~PE0	I/O	Bidirectional input/output ports. Schmitt trigger input and CMOS output. See mask option table for pull-high function
PF7~PF0	I/O	Bidirectional input/output ports. Schmitt trigger input and CMOS output. See mask option table for pull-high function
PG3~PG0	I/O	Bidirectional input/output ports. Schmitt trigger input and CMOS output. See mask option table for pull-high function
Dialer I/O (See the	Dialer	I/O Function")
HFI	ı	Schmitt trigger input structure. An external RC network is recommended for input debouncing. This pin is pulled low with internal resistance of $200k\Omega$ typ.
HFO	0	CMOS output structure.
HDI	ı	Schmitt trigger input structure. An external RC network is recommended for input debouncing. This pin is pulled high with internal resistance of $200 \text{k}\Omega$ typ.
HDO	0	CMOS output structure.
HKS	I	This pin detects the status of the hook-switch and its combination with HFI/HDI can control the PO pin output to make or break the line.
PO	0	CMOS output structure controlled by HKS and HFI/HDI pins and which determines whether the dialer connects or disconnects the telephone line.
DNPO	0	NMOS output structure.
XMUTE	0	NMOS output structure. Usually, XMUTE is used to mute the speech circuit when transmitting the dialer signal.
Peripherals		
DTMF	0	This pin outputs dual tone signals to dial out the phone number. The load resistor should not be less than $5k\Omega$ .
MUSIC	0	This pin outputs the single tone that is generated by the PFD generator.

## **Absolute Maximum Ratings**

Supply Voltage	$V_{SS}$ =0.3V to $V_{SS}$ +5.5V	Storage Temperature	50°C to 125°C
Input Voltage	V <sub>SS</sub> -0.3 to V <sub>DD</sub> +0.3V	Operating Temperature	–25°C to 70°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

## **Electrical Characteristics**

Ta=25°C

Symbol	Parameter		Test Conditions	Min.	Typ	Max.	Unit
Symbol	raiameter	V <sub>DD</sub>	Conditions	IVIIII.	Тур.	IVIdX.	Unit
CPU							
I <sub>IDL</sub>	Idle Mode Current	5V	32768Hz off, 3.58MHz off, CPU off, WDT off, no load	_	_	2	μА
I <sub>SLP</sub>	Sleep Mode Current	5V	32768Hz on, 3.58MHz off, CPU off, WDT off, no load	_	_	30	μА
$I_{GRN}$	Green Mode Current	5V	32768Hz on, 3.58MHz off, CPU on, WDT off, no load	_	_	50	μА
I <sub>NOR</sub>	Normal Mode Current	5V	32768Hz on, 3.58MHz on, CPU on, WDT on, DTMF generator off, no load	_	_	3	mA
$V_{IL}$	I/O Port Input Low Voltage	5V	_	0	_	1	V
V <sub>IH</sub>	I/O Port Input High Voltage	5V	_	4		5	V
l <sub>OL</sub>	I/O Port Sink Current	5V	_	4	6	_	mA
I <sub>OH</sub>	I/O Port Source Current	5V	_	-2	-3		mA
R <sub>PH</sub>	Pull-high Resistor	5V	_	10	30		kΩ
Dialer I/O							
I <sub>XMO</sub>	XMUTE Leakage Current	2.5V	XMUTE pin=2.5V	_	_	1	μА
$I_{OLXM}$	XMUTE Sink Current	2.5V	XMUTE pin=0.5V	1	_	_	mA
I <sub>HKS</sub>	HKS Input Current	2.5V	HKS pin=2.5V	_	_	0.1	μА
R <sub>HFI</sub>	HFI Pull-low Resistance	2.5V	V <sub>HFI</sub> =2.5V	_	200	_	kΩ
$R_{\overline{HDI}}$	HDI Pull-high Resistance	2.5V	V <sub>HDI</sub> =0V	_	200	_	kΩ
I <sub>OH2</sub>	HFO Source Current	2.5V	V <sub>OH</sub> =2V	-1	_	_	mA
I <sub>OL2</sub>	HFO Sink Current	2.5V	V <sub>OL</sub> =0.5V	1	_	_	mA
I <sub>OH3</sub>	HDO Source Current	2.5V	V <sub>OH</sub> =2V	-1	_	_	mA
I <sub>OL3</sub>	HDO Sink Current	2.5V	V <sub>OL</sub> =0.5V	1		_	mA
I <sub>OH4</sub>	PO Source Current	2.5V	V <sub>OH</sub> =2V	-1	_	_	mA
I <sub>OL4</sub>	PO Sink Current	2.5V	V <sub>OL</sub> =0.5V	1	_	_	mA
I <sub>OL5</sub>	DNPO Sink Current	2.5V	V <sub>OL</sub> =0.5V	1		_	mA
DTMF Ge	nerator						
$V_{TDC}$	DTMF Output DC Level		_	0.45V <sub>DD</sub>		0.7V <sub>DD</sub>	V
V <sub>TOL</sub>	DTMF Sink Current		V <sub>DTMF</sub> =0.5V	0.1	_		mA
$V_{TAC}$	DTMF Output AC Level	_	Row group, $R_L$ =5k $\Omega$	120	155	180	mVrms
$R_L$	DTMF Output Load		THD≤–23dB	5	_	_	kΩ
A <sub>CR</sub>	Column Pre-emphasis	_	Row group=0dB	1	2	3	dB
THD	Tone Signal Distortion	_	$R_L$ =5k $\Omega$	_	-30	-23	dB



## **Functional Description**

#### **Execution Flow**

The system clock for the telephone controller is derived from a 32768Hz crystal oscillator. A built-in frequency up conversion circuit provides dual system clock, namely; 32768Hz and 3.58MHz. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles. Instruction fetching and execution are pipelined in such a way that a fetch takes an instruction cycle while decoding and execution takes the next instruction cycle. The pipelining scheme causes each instruction to be effectively executed in a instruction cycle. If an instruction changes the program counter, two instruction cycles are required to complete the instruction.


### **Program Counter - PC**

The program counter (PC) controls the sequence in which the instructions stored in the program ROM are executed and its contents specify a full range of program memory. After accessing a program memory word

to fetch an instruction code, the contents of the program counter are incremented by 1. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset, internal interrupt, external interrupt or return from subroutine, the program counter manipulates the program transfer by loading the address corresponding to each instruction. The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed to the next instruction.

The program counter lower order byte register (PCL:06H) is a readable and write-able register. Moving data into the PCL performs a short jump. The destination will be within 256 locations. When a control transfer takes place, an additional dummy cycle is required.



Execution flow

Mode						Pro	gram	Cour	nter					
Wode	*13	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0
External interrupt	0	0	0	0	0	0	0	0	0	0	0	1	0	0
Timer/Event Counter 0 overflow	0	0	0	0	0	0	0	0	0	0	1	0	0	0
Timer/Event Counter 1 overflow	0	0	0	0	0	0	0	0	0	0	1	1	0	0
RTC interrupt	0	0	0	0	0	0	0	0	0	1	0	1	0	0
Dialer I/O interrupt	0	0	0	0	0	0	0	0	0	1	1	0	0	0
Skip				Pro	ogram	Coun	ter+2	(withir	n curre	ent bai	nk)			
Loading PCL	*13	*12	*11	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, call branch	BP.5	#12	#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from subroutine	S13	S12	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Program ROM address

Note: \*13~\*0: Program counter bits S13~S0: Stack register bits

#12~#0: Instruction code bits @7~@0: PCL bits

Available bits of program counter for HT95A400/40P: Bit13~Bit0 Available bits of program counter for HT95A300/30P: Bit12~Bit0 Available bits of program counter for HT95A200/20P: Bit11~Bit0 Available bits of program counter for HT95A100/10P: Bit11~Bit0



#### **Program Memory - ROM**

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into  $8K\times16$  bits×2 banks (HT95A400/40P),  $8K\times16$  bits (HT95A300/30P) or  $4K\times16$  bits (HT95A200/20P, HT95A100/10P), addressed by the program counter and table pointer.

For the HT95A400/40P, the program memory is divided into 2 banks, each bank having a ROM Size 8Kx16its. To move from the present ROM bank to a different ROM bank, the higher 1 bits of the ROM address are set by the BP (Bank Pointer), while the remaining 13 bits of the PC are set in the usual way by executing the appropriate jump or call instruction. As the 14 address bits are latched during the execution of a call or jump instruction, the correct value of the BP must first be setup before a jump or call is executed. When either a software or hardware interrupt is received, note that no matter which ROM bank the program is in, the program will always jump to the appropriate interrupt service address in Bank 0. The original 14 bits address will be stored on the stack and restored when the relevant RET/RETI instruction is executed, automatically returning the program to the original ROM bank. This eliminates the need for programmers to manage the BP when interrupts occur. Certain locations in the program memory are reserved for special usage:

#### • Location 0000H (Bank0)

This area is reserved for the initialization program. After chip power-on reset or external reset or WDT time-out reset, the program always begins execution at location 0000H.

### • Location 0004H (Bank0)

This area is reserved for the external interrupt service program. If the  $\overline{\text{INT}}$  input pin is activated, the external interrupt is enabled and the stack is not full, the program begins execution at location 0004H.

#### Location 0008H (Bank0)

This area is reserved for the Timer/Event Counter 0 interrupt service program. If a timer interrupt results from a Timer/Event Counter 0 overflow, the Timer/Event Counter 0 interrupt is enabled and the stack is not full, the program begins execution at location 0008H.

## Location 000CH (Bank0)


This location is reserved for the Timer/Event Counter 1 interrupt service program. If a timer interrupt results from a Timer/Event Counter 1 overflow, the Timer/Event Counter 1 interrupt is enabled and the stack is not full, the program begins execution at location 000CH.

#### Location 0014H (Bank0)

This location is reserved for real time clock (RTC) interrupt service program. When RTC generator is enabled and time-out occurs, the RTC interrupt is enabled and the stack is not full, the program begins execution at location 0014H.

#### · Location 0018H (Bank0)

This location is reserved for the  $\overline{HKS}$  pin edge transition or  $\overline{HDI}$  pin falling edge transition or HFI pin rising edge transition. If this condition occurs, the dialer I/O interrupt is enabled and the stack is not full, the program begins execution at location 18H.



Note: The Last page for HT95A400/40P is 3F00H ~ 3FFFH
The Last page for HT95A300/30P is 1F00H ~ 1FFFH
The Last page for HT95A200/20P is 0F00H ~ 0FFFH
The Last page for HT95A100/10P is 0F00H ~ 0FFFH

Program memory

## **Table Location**

Any location in the ROM space can be used as look-up tables. The instructions "TABRDC [m]" (the current page, one page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). For the HT95A400/40P, the instruction "TABRDC [m]" is used for any page of any bank. Only the destination of the lower-order byte in the table is well-defined, and the higher-order byte of the table word is transferred to TBLH. The table pointer (TBLP) or (TBHP, TBLP for the HT95A400/40P) is a read/write register (07H) or (1FH, 07H for the HT95A400/40P), which indicates the table location. Before accessing the table, the location must be placed in the (TBLP) or (TBHP, TBLP for the HT95A400/40P). The TBLH is read only and cannot be restored. If the main routine and the



#### HT95A400/40P

Instruction(s)						7	Гable L	ocatio	า					
Instruction(s)	*13	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	#5	#4	#3	#2	#1	#0	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

#### HT95A300/30P

Instruction(s)	Table Location												
instruction(s)	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P12	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

#### HT95A200/20P, HT95A100/10P

In atmostic m(a)						Table L	ocation					
Instruction(s)	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Note: \*13~\*0: Table location bits

@7~@0: TBLP register bit7~bit0

ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors will then occur. Hence, simultaneously using the table read instruction in the main routine and the ISR should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt should be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed-up. All table related instructions require two cycles to complete the operation. These areas may function as normal program memory depending on the requirements.

#### Stack Register

This is a special part of the memory which is used to save the contents of the program counter only. The stack is organized into 12 levels (HT95A400/40P), 8 levels (HT95A300/30P, HT95A200/20P) or 4 levels (HT95A100/10P) and is neither part of the data nor part of the program space, and is neither readable nor writable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writable. At a subroutine call or interrupt acknowledge signal, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack. If the stack is full and an interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited even if this interrupt is enabled. When the stack pointer is decremented (by RET or #7~#0: TBHP register bit7~bit0

P12~P8: Current program counter bits

RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. If the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent 12, 8 or 4, depending on various MCU type, returned addresses are stored).

#### **Data Memory**

The data memory is divided into three functional groups: special function registers, embedded control register and general purpose memory. Most are read/write, but some are read only.

The special function registers are located from 00H to 1FH. The embedded control registers are located in the memory areas from 20H to 3FH. The remaining spaces which are not specified in the following table before the 40H are reserved for future expanded usage and reading these locations will get "00H". The general purpose data memory is divided into 15 banks (HT95A400/40P), 11 banks (HT95A300/30P), 6 banks (HT95A200/20P) or 2 banks (HT95A100/10P). The banks in the RAM are all addressed from 40H to 0FFH and they are selected by setting the value of the Bank Pointer (BP).

All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through memory pointer registers (MP0 or MP1). The bank1~bank14 are only indirectly accessible through memory pointer 1 register (MP1).

Special Register, Embedded Control Register, LCD Display Memory and General Purpose RAM

ВР	Address	Function	Description	Supported for HT95AXXX					
(RAM Bank)	Address	runction	Description	400/P	300/P	200/P	100/P		
Special Fund	tion Regi	ster							
00H	00H	IAR0	Indirect addressing register 0	$\sqrt{}$	√	√	√		
00H	01H	MP0	Memory pointer register 0	√	√	√	√		
00H	02H	IAR1	Indirect addressing register 1	√	√	√	√		
00H	03H	MP1	Memory pointer register 1	√	√	√	√		
00H	04H	BP	Bank Pointer register	$\checkmark$	√	√	<b>√</b>		
00H	05H	ACC	Accumulator	$\checkmark$	√	√	√		
00H	06H	PCL	Program counter lower-order byte register	$\checkmark$	√	√	√		
00H	07H	TBLP	Table pointer	<b>√</b>	√	√	√		
00H	08H	TBLH	Table higher-order byte register	√	√	√	√		
00H	09H	WDTS	Watchdog Timer option setting register	<b>√</b>	√	√	√		
00H	0AH	STATUS	Status register	√	√	√	√		
00H	0BH	INTC0	Interrupt control register 0	√	√	√	√		
00H	0CH	TMR0H	Timer/Event Counter 0 high-order byte register	<b>V</b>	√	<b>V</b>	1		
00H	0DH	TMR0L	Timer/Event Counter 0 low-order byte register	<b>V</b>	√	<b>V</b>	1		
00H	0EH	TMR0C	Timer/Event Counter 0 control register	<b>V</b>	√	√	√		
00H	0FH	TMR1H	Timer/Event Counter 1 high-order byte register	<b>√</b>	√	<b>V</b>	<b>V</b>		
00H	10H	TMR1L	Timer/Event Counter 1 low-order byte register	<b>√</b>	√	<b>V</b>	<b>V</b>		
00H	11H	TMR1C	Timer/Event Counter 1 control register	<b>√</b>	√	√	√		
00H	12H	PA	Port A data register	<b>V</b>	√	√	<b>V</b>		
00H	13H	PAC	Port A control register	√	√	√	<b>V</b>		
00H	14H	РВ	Port B data register	<b>V</b>	√	√	√		
00H	15H	РСВ	Port B control register	<b>√</b>	√	√	√		
00H	16H	DIALERIO	Dialer I/O register	√	√	√	√		
00H	18H	PD	Port D data register	√	√	√	√		
00H	19H	PDC	Port D control register	√	√	√	√		
00H	1AH	PE	Port E data register	√	√	√	_		
00H	1BH	PEC	Port E control register	√	√	√	_		
00H	1EH	INTC1	Interrupt control register 1	√	√	√	1		
00H	1FH	ТВНР	Table high-order byte pointer	<b>√</b>	_	_	_		

ВР	٠ ما ما ٠٠٠٠ - ١	Function	Description	Supported for HT95AXXX					
(RAM Bank)	Address	Function	Description	400/P	300/P	200/P	100/F		
Embedded C	ontrol Re	gister							
00H	20H	DTMFC	DTMF generator control register	√	√	√	√		
00H	21H	DTMFD	DTMF generator data register	√	√	√	√		
00H	22H	LINE	Line control register	√	√	√	_		
00H	24H	RTCC	Real time clock control register	√	√	√	√		
00H	26H	MODE	Operation mode control register	√	√	√	<b>√</b>		
00H	2EH	PFDC	PFD control register	√	√	√	_		
00H	2FH	PFDD	PFD data register	√	√	√	_		
00H	34H	PF	Port F data register	√	_	_	_		
00H	35H	PFC	Port F control register	√	_	_	_		
00H	36H	PG	Port G data register	√	_	_	_		
00H	37H	PGC	Port G control register	√	_	_	_		
General Pur	ose RAM								
00H	40H~FFH	BANK0 RAM	General purpose RAM space	√	√	√	√		
01H	40H~FFH	BANK1 RAM	General purpose RAM space	√	√	√	√		
02H	40H~FFH	BANK2 RAM	General purpose RAM space	√	√	√	_		
03H	40H~FFH	BANK3 RAM	General purpose RAM space	√	√	√	_		
04H	40H~FFH	BANK4 RAM	General purpose RAM space	√	√	√	_		
05H	40H~FFH	BANK5 RAM	General purpose RAM space	√	√	√	_		
06H	40H~FFH	BANK6 RAM	General purpose RAM space	√	√	_	_		
07H	40H~FFH	BANK7 RAM	General purpose RAM space	√	√	_	_		
08H	40H~FFH	BANK8 RAM	General purpose RAM space	√	√	_	_		
09H	40H~FFH	BANK9 RAM	General purpose RAM space	√	√	_	_		
0AH	40H~FFH	BANK10 RAM	General purpose RAM space	√	√	_	_		
0BH	40H~FFH	BANK11 RAM	General purpose RAM space	√	_	_	_		
0CH	40H~FFH	BANK12 RAM	General purpose RAM space	√	_	_	_		
0DH	40H~FFH	BANK13 RAM	General purpose RAM space	√	_	_	_		
0EH	40H~FFH	BANK14 RAM	General purpose RAM space	√	_	_			



#### **Indirect Addressing Register**

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] and [02H] will access the memory pointed to by MP0 and MP1, respectively. Reading location [00H] or [02H] indirectly returns the result 00H, while writing it leads to no operation. MP0 is indirectly addressable in bank0, but MP1 is available for all banks by switch BP [04H]. If BP is unequal to 00H, the indirect addressing mode to read/write operation from 00H~3FH will return the result as same as the value of bank0.

The memory pointer registers MP0 and MP1 are 8-bits registers, and the bank pointer register BP is 6-bits register for the HT95A400/40P or 5-bits for the other devices in the series.

#### Accumulator

The accumulator is closely related to ALU operations. It is also mapped to location 05H of the data memory and can operate with immediate data. All data movement between two data memory locations must pass through the accumulator.

#### Arithmetic and Logic Unit - ALU

This circuit performs 8-bit arithmetic and logic operations and provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- · Logic operations (AND, OR, XOR, CPL)
- · Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ, etc.)

The ALU not only saves the results of a data operation but also changes the status register.

#### Status Register - STATUS

This status register contains the carry flag (C), auxiliary carry flag (AC), zero flag (Z), overflow flag (OV), power down flag (PD), and watchdog time-out flag (TO). It also

records the status information and controls the operation sequence.

Except for the TO and PD flags, bits in the status register can be altered by instructions, similar to the other registers. Data written into the status register will not change the TO or PD flag. Operations related to the status register may yield different results from those intended. The TO flag can be affected only by system power-up, a WDT time-out or executing the "CLR WDT" or "HALT" instruction. The PD flag can be affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

On entering the interrupt sequence or executing the subroutine call, the status register will not be automatically pushed onto the stack.

If the contents of the status are important and if the subroutine can corrupt the status register, precautions must be taken to save it .

#### Interrupt

The telephone controller provides an external interrupt, internal timer/event counter interrupt, an internal real time clock interrupt and internal dialer I/O interrupt. The Interrupt Control Registers 0 and Interrupt Control Register 1 both contains the interrupt control bits that set the enable/disable and the interrupt request flags

Once an interrupt subroutine is serviced, all the other interrupts will be blocked (by hardware clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may occur during this interval but only the interrupt request flag is recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTCO (INTC1) may be set to allow interrupt nesting.

Register	Label	Bits	Function
	С	0	C is set if the operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. Also it is affected by a rotate through carry instruction.
	AC	1	AC is set if the operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
	Z	2	Z is set if the result of an arithmetic or logic operation is 0; otherwise Z is cleared.
STATUS (0AH)	OV	3	OV is set if the operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
	PD	4	PD is cleared when either a system power-up or executing the CLR WDT instruction. PD is set by executing the HALT instruction.
	то	5	TO is cleared by a system power-up or executing the CLR WDT or HALT instruction. TO is set by a WDT time-out.
		6, 7	Unused bit, read as "0"



If the stack is full, any other interrupt request will not be acknowledged, even if the related interrupt is enabled, until the stack pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupts have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a subroutine at specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the register or status register (STATUS) are altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance.

External interrupt is triggered by a high to low transition of the  $\overline{\rm INT}$  pin (HT95A400/40P,HT95A300/30P, HT95A200/20P) or  $\overline{\rm INT}/\rm TMR0$  (HT95A100/10P) and the interrupt request flag EIF will be set. When the external interrupt is enabled, the stack is not full and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag EIF and EMI bits will be cleared to disable other interrupts.

The Timer/Event Counter 0 interrupt is generated by a timeout overflow and the interrupt request flag T0F will be set. When the Timer/Event Counter 0 interrupt is enabled, the stack is not full and the T0F bit is set, a subroutine call to location 08H will occur. The interrupt request flag T0F and EMI bits will be cleared to disable further interrupts.

The Timer/Event Counter 1 interrupt is generated by a timeout overflow and the interrupt request flag T1F will be set. When the Timer/Event Counter 1 interrupt is enabled, the stack is not full and the T1F bit is set, a

subroutine call to location 0CH will occur. The interrupt request flag T1F and EMI bits will be cleared to disable further interrupts.

The real time clock interrupt is generated by a 1Hz RTC generator. When the RTC time-out occurs, the interrupt request flag RTCF will be set. When the RTC interrupt is enabled, the stack is not full and the RTCF is set, a subroutine call to location 14H will occur. The interrupt request flag RTCF and EMI bits will be cleared to disable other interrupts.

The dialer I/O interrupt is triggered by any edge transition onto  $\overline{\text{HKS}}$  pin or a falling edge transition onto  $\overline{\text{HDI}}$  pin or a rising edge transition onto HFI pin, the interrupt request flag DRF will be set. When the dialer I/O interrupt is enabled, the stack is not full and the DRF is set, a subroutine call to location 18H will occur. The interrupt request flag DRF and EMI bits will be cleared to disable other interrupts.

Note: 1. If the dialer status is on-hook and hold-line, the falling edge transition onto HDI pin will not generate the dialer I/O interrupt.

- 2. The HDI input is supported for HT95A400/40P, HT95A300/30P and HT95A200/20P.
- 3. The dialer I/O interrupt will be disabled when the operation mode is in Idle mode.

During the execution of an interrupt subroutine, other interrupt acknowledge signals are held until the RETI instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Register	Bits	Label	R/W	Function
	0	EMI	RW	Controls the master (global) interrupt (1=enabled; 0=disabled)
	1	EEI	RW	Controls the external interrupt (1=enabled; 0=disabled)
	2	ET0I	RW	Controls the Timer/Event Counter 0 interrupt (1=enabled; 0=disabled)
INTC0	3	ET1I	RW	Controls the Timer/Event Counter 1 interrupt (1=enabled; 0=disabled)
(0BH)	4	EIF	RW	External interrupt request flag (1=active; 0=inactive)
	5	T0F	RW	Timer/Event Counter 0 request flag (1=active; 0=inactive)
	6	T1F	RW	Timer/Event Counter 1 request flag (1=active; 0=inactive)
	7	_	RO	Unused bit, read as "0"
	0	_	RW	Reserved, inhibit using
	1	ERTCI	RW	Control the real time clock interrupt (1=enable; 0=disable)
	2	EDRI	RW	Control the dialer I/O interrupt (1=enable; 0=disable)
INTC1	3	_	RO	Unused bit, read as "0"
(1EH)	4	_	RW	Reserved, inhibit using
	5	RTCF	RW	Internal real time clock interrupt request flag (1=active; 0=inactive)
	6	DRF	RW	Internal dialer I/O interrupt request flag (1=active: 0=inactive)
	7	_	RO	Unused bit, read as "0"



Interrupts, occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

Interrupt Source	Priority	Vector
External interrupt	1	04H
Timer/Event Counter 0 interrupt	2	08H
Timer/Event Counter 1 interrupt	3	0CH
Real time clock interrupt	4	14H
Dialer I/O interrupt	5	18H

Priority of the interrupt

EMI, EEI, ET0I, ET1I, ERTCI and EDRI are used to control the enabling/disabling of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (EIF, T0F, T1F, RTCF, DRF) are set by hardware or software, they will remain in the INTC0 or INTC1 registers until the interrupts are serviced or cleared by a software instruction.


It is recommended that a program should not use the "CALL subroutine" within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and enabling the interrupt is not well controlled, the original control sequence will be damaged once the "CALL" operates in the interrupt subroutine.

## **Oscillator Configuration**

There are two oscillator circuits in the controller, the external 32768Hz crystal oscillator and internal WDT OSC.

The 32768Hz crystal oscillator and frequency-up conversion circuit (32768Hz to 3.58MHz) are designed for dual system clock source. It is necessary for frequency conversion circuit to add external RC components to make up the low pass filter that stabilize the output frequency 3.58MHz (see the oscillator circuit).

The WDT OSC is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the Idle mode (the system clock is stopped), the WDT OSC still works within a period of  $78\mu s$  normally. When the WDT is disabled or the WDT source is not this RC oscillator, the WDT OSC will be disabled.




System oscillator circuit

#### Watchdog Timer - WDT

The WDT clock source is implemented by a WDT OSC or external 32768Hz or an instruction clock (system clock divided by 4), determined by the mask option. This timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by mask option. If the Watchdog Timer is disabled, all the executions related to the WDT result in no operation.

If the device operates in a noisy environment, using the on-chip WDT OSC or 32768Hz crystal oscillator is strongly recommended.

When the WDT clock source is selected, it will be first divided by 512 (9-stage) to get the nominal time-out period. By invoking the WDT prescaler, longer time-out periods can be realized. Writing data to WS2, WS1, WS0 can give different time-out periods.



Watchdog Timer

Register	Label	Bits	R/W	Function
WDTS (09H)	WS0 WS1 WS2	0 1 2	RW	Watchdog Timer division ratio selection bits Bit 2, 1, 0=000, Division ratio=1:1 Bit 2, 1, 0=001, Division ratio=1:2 Bit 2, 1, 0=010, Division ratio=1:4 Bit 2, 1, 0=011, Division ratio=1:8 Bit 2, 1, 0=100, Division ratio=1:16 Bit 2, 1, 0=101, Division ratio=1:32 Bit 2, 1, 0=110, Division ratio=1:64 Bit 2, 1, 0=111, Division ratio=1:128
	_	7~3	RW	Unused bit. These bits are read/write-able.



The WDT OSC period is  $78\mu s$ . This time-out period may vary with temperature, VDD and process variations. The WDT OSC always works for any operation mode.

If the instruction clock is selected as the WDT clock source, the WDT operates in the same manner except in the Sleep mode or Idle mode. In these two modes, the WDT stops counting and lose its protecting purpose. In this situation the logic can only be re-started by external logic.

If the WDT clock source is the 32768Hz, the WDT also operates in the same manner except in the Idle mode. When in the Idle mode, the 32768Hz stops, the WDT stops counting and lose its protecting purpose. In this situation the logic can only be re-started by external logic.

The high nibble and bit3 of the WDTS are reserved for user defined flags, which can be used to indicate some specified status.

The WDT time-out under Normal mode or Green mode will initialize "chip reset" and set the status bit "TO". But in the Sleep mode or Idle mode, the time-out will initialize a "warm reset" and only the program counter and stack pointer are reset to 0. To clear the WDT contents (including the WDT prescaler), three methods are adopted; external reset (a low level to RES pin), software instruction and a "HALT" instruction.

The software instruction include "CLR WDT" and the other set "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one can be active depending on the mask option "WDT instr". If the "CLR WDT" is selected (i.e. One clear instruction), any execution of the CLR WDT instruction will clear the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e. Two

clear instructions), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip as a result of time-out.

#### **Controller Operation Mode**

Holtek's telephone controllers support two system clock and four operation modes. The system clock could be 32768Hz or 3.58MHz and operation mode could be Normal, Green, Sleep or Idle mode. These are all selected by the software.

The following conditions will force the operation mode to change to Green mode:

- · Any reset condition from any operation mode
- · Any interrupt from Sleep mode or Idle mode
- Port A wake-up from Sleep mode or Idle mode

How to change the Operation Mode

- Normal mode to Green mode:
   Clear MODE1 to 0, then operation mode is changed to
   Green mode but the UPEN status is not changed.
   However, UPEN can be cleared by software.
- Normal mode or Green mode to Sleep mode:

Step 1: Clear MODE0 to 0

Step 2: Clear MODE1 to 0

Step 3: Clear UPEN to 0

Step 4: Execute HALT instruction

After Step 4, operation mode is changed to Sleep mode.

· Normal mode or Green mode to Idle mode:

Step 1: Set MODE0 to 1

Step 2: Clear MODE1 to 0

Step 3: Clear UPEN to 0

Step 4: Execute HALT instruction

After Step 4, operation mode is changed to Idle mode.

Register	Label	Bits	R/W	Function
	_	4~0	RO	Unused bit, read as "0"
	UPEN	5	RW	Enable frequency up conversion function to generate 3.58MHz     Disable frequency up conversion function to generate 3.58MHz
MODE (26H)			RW	1: Disable 32768Hz oscillator while the HALT instruction is executed (Idle mode) 0: Enable 32768Hz oscillator while the HALT instruction is executed (Sleep mode)
	MODE1 7 RW		RW	1: Select 3.58MHz as CPU system clock 0: Select 32768Hz as CPU system clock

## **Operation Mode Description**

HALT Instruction	MODE1	MODE0	UPEN	Operation Mode	32768Hz	3.58MHz	System Clock
Not execute	1	Х	1	Normal	ON	ON	3.58MHz
Not execute	0	Х	0	Green	ON	OFF	32768Hz
Be executed	0	0	0	Sleep	ON	OFF	HALT
Be executed	0	1	0	Idle	OFF	OFF	HALT

Note: "X" means don't care



· Green mode to Normal mode:

Step 1: Set UPEN to 1 Step 2: Software delay 20ms Step 3: Set MODE1 to 1

After Step 3, operation mode is changed to Normal mode

• Sleep mode or Idle mode to Green mode:

Method 1: Any reset condition occurred

Method 2: Any interrupt is active

Method 3: Port A wake-up

Note: The timer 0, timer 1, RTC and dialer I/O interrupt function will not work at the Idle mode because the 32768Hz crystal is stopped.

The reset conditions include power on reset, external reset, WDT time-out reset. By examining the processor status flag, PD and TO, the program can distinguish between different "reset conditions". Refer to the Reset function for detailed description.

The port A wake-up and interrupt can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake-up the device by mask option. Awakening from Port A stimulus, the program will resume execution of the next instruction.

Any valid interrupts from Sleep mode or Idle mode may cause two sequences. One is if the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. The other is if the interrupt is enabled and the stack is not full, the regular interrupt response takes place. It is necessary to mention that if an interrupt request flag is set to "1" before entering the Sleep mode or Idle mode, the wake-up function of the related interrupt will be disabled.

Once a Sleep mode or Idle mode wake-up event occurs, it will take SST delay time (1024 system clock period) to resume to Green mode. In other words, a dummy period is inserted after a wake-up. If the wake-up results from an interrupt acknowledge signal, the actual interrupt subroutine execution will be delayed by one or more cycles. If the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is finished.

To minimize power consumption, all the I/O pins should be carefully managed before entering the Sleep mode or Idle mode.

The Sleep mode or Idle mode is initialized by the HALT instruction and results in the following.

- The system clock will be turned off.
- The WDT function will be disabled if the WDT clock source is the instruction clock.
- The WDT function will be disabled if the WDT clock source is the 32768Hz in Idle mode.

- The WDT will still function if the WDT clock source is the WDT OSC.
- If the WDT function is still enabled, the WDT counter and WDT prescaler will be cleared and recounted again.
- The contents of the on chip RAM and registers remain unchanged.
- All the I/O ports maintain their original status.
- The flag PD is set and the flag TO is cleared by hardware


#### Reset

There are three ways in which a reset can occur.


- · Power on reset.
- A low pulse onto RES pin.
- · WDT time-out.

After these reset conditions, the Program Counter and Stack Pointer will be cleared to 0.


To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system is reset or awakes from the Sleep or Idle operation mode.



Reset circuit



Reset configuration



Reset timing chart

By examining the processor status flags PD and TO, the software program can distinguish between the different "chip resets".

то	PD	Reset Condition
0	0	Power on reset
u	u	External reset during Normal mode or Green mode
0	1	External reset during Sleep mode or Idle mode
1	u	WDT time-out during Normal mode or Green mode
1	1	WDT time-out during Sleep mode or Idle mode

Note: "u" means "unchanged"

The functional units chip reset status are shown below:

Program Counter	000H
Interrupt	Disabled
Prescaler	Cleared
WDT	Cleared After a master reset, WDT begins counting. (If WDT function is enabled by mask option)
Timer/Event Counter 0/1	Off
Input/output Port	Input mode
Stack Pointer	Points to the top of the stack

When the reset conditions occurred, some registers may be changed or unchanged. (HT95A400/40P)

		Reset Conditions								
Register	Addr.	Power On	RES Pin	RES Pin (Sleep/Idle)	WDT	WDT (Sleep/Idle)				
IAR0	00H	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu				
MP0	01H	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu				
IAR1	02H	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu				
MP1	03H	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu				
BP	04H	00 0000	00 0000	00 0000	00 0000	uu uuuu				
ACC	05H	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu				
PCL	06H	0000H	0000H	0000H	0000H	0000H				
TBLP	07H	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu				
TBLH	08H	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu				
WDTS	09H	0000 0111	0000 0111	0000 0111	0000 0111	uuuu uuuu				
STATUS	0AH	00 xxxx	uu uuuu	01 uuuu	1u uuuu	11 uuuu				
INTC0	0BH	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu				
TMR0H	0CH	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu				
TMR0L	0DH	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu				
TMR0C	0EH	00-0 1	00-0 1	00-0 1	00-0 1	uu-u u				
TMR1H	0FH	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu				
TMR1L	10H	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu				
TMR1C	11H	00-0 1	00-0 1	00-0 1	00-0 1	uu-u u				
PA	12H	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน				
PAC	13H	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu				
РВ	14H	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu				
PBC	15H	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu				
DialerIO	16H	111x xxxx	111x xxxx	111x xxxx	111x xxxx	uuuu uuuu				
PD	18H	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu				
PDC	19H	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu				
PE	1AH	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu				
PEC	1BH	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu				
INTC1	1EH	-000 -000	-000 -000	-000 -000	-000 -000	-uuu -uuu				
TBHP	1FH	xx xxxx	uu uuuu	uu uuuu	uu uuuu	uu uuuu				



	Addr.	Reset Conditions						
Register		Power On	RES Pin	RES Pin (Sleep/Idle)	WDT	WDT (Sleep/Idle)		
DTMFC	20H	0-1	0-1	0-1	0-1	u-u		
DTMFD	21H	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu		
LINE	22H	0	u	u	u	u		
RTCC	24H	0-0	u-u	u-u	u-u	u-u		
MODE	26H	000	00u	00u	00u	000		
PFDC	2EH	0000	0000	0000	0000	uuuu		
PFDD	2FH	0000 0000	0000 0000	0000 0000	0000 0000	uuuu uuuu		
PF	34H	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu		
PFC	35H	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu		
PG	36H	1111	1111	1111	1111	uuuu		
PGC	37H	1111	1111	1111	1111	uuuu		
RAM (Data	&LCD)	х	u	u	u	u		

Note: "u" means "unchanged"

"x" means "unknown"

"-" means "unused"

#### **Timer/Event Counter**

Two timer/event counters (TMR0, TMR1) are implemented in the telephone controller series. The Timer/Event Counter 0 and Timer/Event Counter 1 contain 16-bits programmable count-up counter and the clock may come from an external or internal source. For TMR0, the internal source is the instruction clock (system clock/4). For TMR1, the internal source is 32768Hz.

Using the 32768Hz clock or instruction clock, there is only one reference time-base. The external clock input allows the user to count external events, measure time intervals or pulse width, or generate an accurate time


There are 3 registers related to the Timer/Event Counter 0; TMR0H, TMR0L and TMR0C. Writing TMR0L only writes the data into a low byte buffer, but writing TMR0H simultaneously writes the data along with the contents of the low byte buffer into the Timer/Event Counter 0 preload register (16-bit). The Timer/Event Counter 0 preload register is changed by writing TMR0H opera-

tions. Writing TMR0L will keep the Timer/Event Counter 0 preload register unchanged.

Reading TMR0H latches the TMR0L into the low byte buffer to avoid a false timing problem. Reading TMR0L returns the contents of the low byte buffer. In other words, the low byte of the Timer/Event Counter 0 can not be read directly. It must read the TMR0H first to make the low byte contents of Timer/Event Counter 0 be latched into the buffer.

There are 3 registers related to the Timer/Event Counter 1; TMR1H, TMR1L and TMR1C. The Timer/Event Counter 1 operates in the same manner as the Timer/Event Counter 0.

The TMR0C is the Timer/Event Counter 0 control register, which defines the Timer/Event Counter 0 options. The Timer/Event Counter 1 has the same options as the Timer/Event Counter 0 and is defined by TMR1C. The timer/event counter control registers define the operating mode, counting enable or disable and active edge.



Timer/Event Counter 0/1



The TM0, TM1 bits define the operating mode. The event count mode is used to count external events, which means the clock source comes from an external (TMR0 or TMR1) pin. The timer mode functions as a normal timer with the clock source coming from the instruction clock (TMR0) or 32768Hz (TMR1). The pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR0 or TMR1). The counting is based on the 32768Hz clock for TMR1 or instruction clock for TMR0.

In the event count or timer mode, once the timer/event counter starts counting, it will count from the current contents in the timer/event counter to FFFFH. If an over-flow occurs, the counter is reloaded from the timer/event counter preload register and generates the corresponding interrupt request flag (T0F/T1F) at the same time. Note that the event count mode is not available for Timer1 of HT95A100/10P.

In pulse width measurement mode with the TON and TE bits equal to 1, once the TMR0/TMR1 pin has received a transient from low to high (or high to low; if the TE bit is 0) it will start counting until the TMR0/TMR1 pin returns to the original level and resets the TON. The measured result will remain in the timer/event counter even if the activated transient occurs again. In other words, only 1 cycle measurement can be done. Until setting the TON, the cycle measurement will function again as long as it receives further transient pulse. Note that, in this operating mode, the timer/event counter starts counting not according to the logic level but according to the transient edges. In the case of counter overflows, the counter is

reloaded from the timer/event counter preload register and continue to measure the width and issues the interrupt request just like the other two modes. Note that this mode is not available for Timer1 of HT95A100/10P.

To enable the counting operation, the timer on bit (TON) should be set to 1. In the pulse width measurement mode, the TON will be cleared automatically after the measurement cycle is completed. But in the other two modes the TON can only be reset by instruction. The overflow of the timer/event counter is one of the wake-up sources. No matter what the operation mode is, writing a 0 to ET0I/ET1I can disable the corresponding interrupt service.

In the case of timer/event counter off condition, writing data to the timer/event counter preload register also reloads that data to the timer/event counter. But if the timer/event counter is turned on, data written to the timer/event counter is reserved only in the timer/event counter preload register. The timer/event counter will go on operating until an overflow occurs.

#### Input/Output Ports

There is a maximum of 44 bidirectional input/output lines in the HT95AXXX family MCU, labeled as PA, PB, PD, PE, PF and PG. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m=12H, 14H, 18H, 1AH, 34H or 36H). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Register	Label	Bits	R/W	Function
	_	0~2	RO	Unused bit, read as "0"
TMR0C (0EH)	TE	3	RW	To define the TMR0/TMR1 active edge of timer For event count or Timer mode (0=active on low to high; 1=active on high to low) For pulse width measurement mode (0=measures low pulse width; 1=measures high pulse width)
	TON	4	RW	To enable/disable timer counting (0=disabled; 1=enabled)
TMR1C     (11H)	_	5	RO	Unused bit, read as "0"
(11H) <u> </u>	TM0 TM1	6 7	RW	To define the operating mode Bit 7, 6=01, Event count mode (external clock) Bit 7, 6=10, Timer mode Bit 7, 6=11, Pulse width measurement mode Bit 7, 6=00, Unused

Register	Bits	R/W	Function
TMR0H (0CH)	0~7	RW	Timer/Event Counter 0 higher-order byte register
TMR0L (0DH)	TMR0L (0DH) 0~7 RW		Timer/Event Counter 0 lower-order byte register
TMR1H (0FH)	0~7	RW	Timer/Event Counter 1 higher-order byte register
TMR1L (10H) 0~7 RW		RW	Timer/Event Counter 1 lower-order byte register



Each I/O line has its own control register (PAC, PBC, PDC, PEC, PFC, PGC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input can be reconfigured dynamically under software control. To make one I/O line to function as an input line, the corresponding latch of the control register must be written with a "1". The pull-high resistance shows itself automatically if the pull-high option is selected. The input source also depends on the control register. If the control register bit is "1", the input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in the "read-modify-write" instruction. For output function, CMOS is the only configuration. Each bit of these input/output latches can be set or cleared by "SET [m].i" and "CLR [m].i" (m=12H, 14H, 18H, 1AH, 34H or 36H) instructions.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.


Each line of port A has the capability of waking-up the device. They are selected by mask option per bit.

There is a pull-high option available for all I/O lines. Once the pull-high option of an I/O line is selected, the I/O lines have pull-high resistor. Otherwise, the pull-high resistor is absent. It should be noted that a non-pull-high I/O line operating in input mode may cause a floating state.

I/O port pull-high, wake-up function are selected by mask option

I/O Port	044	Inp	Supported for HT95AXXX				
I/O POIL	Output	Pull-high Resistor	Wake-up Function	400/P	300/P	200/P	100/P
PA7~PA0	CMOS	Selected per bit	Selected per bit	√	√	√	√
PB7~PB0	CMOS	Selected per bit	_	√	√	√	√
PD3~PD0	CMOS	Selected per nibble	_	√	√	√	√
PD7~PD4	смоѕ	Selected per nibble	_	√	√	√	_
PE3~PE0	CMOS	Selected per nibble	_	√	√	√	_
PE7~PE4	CMOS	Selected per nibble	_	√	_	_	_
PF7~PF0	смоѕ	Selected per nibble	_	√	_	_	_
PG3~PG0	смоѕ	Selected per nibble	_	√	_	_	_

Note: "-" means unavailable





### **DTMF Generator**

The DTMF (Dual Tone Multiple-Frequency) signal generator is implemented in the telephone controller. It can generate 16 dual tones and 8 single tones from the DTMF pin. This generator also supports power down, tone on/off function. The DTMF generator clock source is 3.58MHz, before using this function, the system operation mode must be at Normal mode.


The power down mode (D\_PWDN=1) will terminate all the DTMF generator function, however, the registers DTMFC and DTMFD are accessible at this power down mode. The duration of DTMF output should be handled by the software. DTMFD register value could be changed as desired, the DTMF pin will output the new dual-tone simultaneously.

Register	Label	Bits	R/W	Function
	D_PWDN	0	RW	DTMF generator power down 1: DTMF generator is at power down mode. 0: DTMF generator is at operation mode.
	_	1	RO	Unused bit, read as "0"
DTMFC (20H)	TONE	2	RW	Tone output enable 1: DTMF signal output is enabled. 0: DTMF signal output is disabled.
(2011)	_	3	RW	Reserved, inhibit using
	_	4	RW	Reserved, inhibit using
	_	5	RO	Unused bit, read as "0"
	_	6	RW	Reserved, inhibit using
	_	7	RO	Unused bit, read as "0"
DTMFD	TC4~TC1	3~0	RW	To set high group frequency
(21H)	TR4~TR1	7~4	RW	To set low group frequency

Note: bit 3,4,6 of DTMFC are reserved, always keep the initial value.

The DTMF pin output is controlled by the combination of the D\_PWDN, TONE, TR~TC value.

	Control Re	egister Bits	DTMF Bin Output Status
D_PWDN	TONE	TR4~TR1/TC4~TC1	DTMF Pin Output Status
1	х	х	0
0	0	х	1/2 VDD
0	1	0	1/2 VDD
0	1	Any valid value	16 dual tones or 8 signal tones, bias with 1/2 VDD



DTMF output

## Tone frequency

Output Fro	equency (Hz)	9/ F
Specified	Actual	% Error
697	699	+0.29%
770	766	-0.52%
852	847	-0.59%
941	948	+0.74%
1209	1215	+0.50%
1336	1332	-0.30%
1477	1472	-0.34%

<sup>%</sup> Error does not contain the crystal frequency shift

DTMF frequency selection table: register DTMFD[21H]

	Low	Group			High (	Group		DTMF	Output	DTMF
TR4	TR3	TR2	TR1	TC4	TC3	TC2	TC1	Low	High	Code
0	0	0	1	0	0	0	1	697	1209	1
0	0	0	1	0	0	1	0	697	1336	2
0	0	0	1	0	1	0	0	697	1477	3
0	0	0	1	1	0	0	0	697	1633	Α
0	0	1	0	0	0	0	1	770	1209	4
0	0	1	0	0	0	1	0	770	1336	5
0	0	1	0	0	1	0	0	770	1477	6
0	0	1	0	1	0	0	0	770	1633	В
0	1	0	0	0	0	0	1	852	1209	7
0	1	0	0	0	0	1	0	852	1336	8
0	1	0	0	0	1	0	0	852	1477	9
0	1	0	0	1	0	0	0	852	1633	С
1	0	0	0	0	0	0	1	941	1209	*
1	0	0	0	0	0	1	0	941	1336	0
1	0	0	0	0	1	0	0	941	1477	#
1	0	0	0	1	0	0	0	941	1633	D
				Single to	one for test	ing only				
0	0	0	1	0	0	0	0	697		
0	0	1	0	0	0	0	0	770		
0	1	0	0	0	0	0	0	852		
1	0	0	0	0	0	0	0	941		
0	0	0	0	0	0	0	1		1209	
0	0	0	0	0	0	1	0		1336	
0	0	0	0	0	1	0	0		1477	
0	0	0	0	1	0	0	0		1633	

Writing other values to TR4~TR1, TC4~TC1 may generate an unpredictable tone.




## Dialer I/O Function

A special dialer I/O circuit is built into the telephone controller for dialing application. These specially designed I/O cells allows the controller to work under a low voltage condition that usually happens when the subscriber's loop is long.

### Dialer I/O pin function:

Name	I/O	Description
XMUTE	NMOS Output	XMUTE pin output is controlled by software. This is an NMOS open drain structure pulled to VSS during dialing signal transmission. Otherwise, it is an open circuit. XMUTE is used to mute the speech circuit when transmitting the dialer signal.
DNPO	NMOS Output	DNPO pin is an NMOS output, usually by means of software to make/break the line. This pin is only controlled by software.
PO	CMOS Output	This pin is controlled by the HKS, HFI and HDI pins. When PO pin is high, the telephone line is make. When PO pin is low, the telephone line is break.
HKS	Schmitt Trigger Input	This pin controls the $\overline{PO}$ pin directly.  This pin is used to monitor the status of the hook-switch and its combination with HFI/HDI can control the $\overline{PO}$ pin output to make or break the line.  A rising edge to $\overline{HKS}$ pin will cause the dialer I/O to be on-hook status and generate an interrupt, its vector is 18H.  A falling edge to $\overline{HKS}$ pin will cause the dialer I/O to be off-hook status and clear HFO and HDO flags to 0. This falling edge will also generate an interrupt, its vector is 18H.
HDO	CMOS Output	Supported for HT95A400/40P, HT95A300/30P, HT95A200/20P This pin is controlled directly by $\overline{\text{HDI}}$ , $\overline{\text{HKS}}$ and HFI pin. When HDO pin is high, the hold-line function is enabled and $\overline{\text{PO}}$ outputs a high signal to make the line.
HDI	Schmitt Trigger Input	Supported for HT95A400/40P, HT95A300/30P, HT95A200/20P A low pulse to HDI pin (hold-line function request) will clear HFO to 0 and toggle HDO and generates an interrupt, its vector is 18H.  This pin controls the HFO and HDO pins directly.  This pin is functional only when the line is made, that is, off-hook or hand-free (PO output high signal).
HFO	CMOS Output	This pin is controlled directly by HFI, HDI and HKS pins.  When HFO pin is high, the hand-free function is enabled and PO outputs a high signal to make the line.
HFI	Schmitt Trigger Input	A high pulse to HFI pin (hand-free function request) will clear HDO to 0 and toggle HFO and generates an interrupt, its vector is 18H.  This pin controls the PO, HFO and HDO pins directly.

The following are the recommended circuit for HFI and  $\overline{\text{HDI}}$  pins.





Phone controller also supports the dialer I/O flag to monitor the dialer status.


Register	Label	Bits	R/W	Function
	HFI	0	RO	1: The HFI pin level is 1. 0: The HFI pin level is 0.
	HFO	1	RO	1: The HFO pin level is 1. 0: The HFO pin level is 0.
	HDI	2	RO	Supported for HT95A400/40P, HT95A300/30P, HT95A200/20P 1: The $\overline{\text{HDI}}$ pin level is 1. 0: The $\overline{\text{HDI}}$ pin level is 0.
DIALERIO (16H)	HDO	3	RO	Supported for HT95A400/40P, HT95A300/30P, HT95A200/20P 1: The HDO pin level is 1. 0: The HDO pin level is 0.
	HKS	4	RO	1: The HKS pin level is 1. 0: The HKS pin level is 0.
	SPO	5	RW	1: The PO pin is controlled by the combination of the HKS, HFI and HDI pin.  0: The PO pin level is set to 0 by software.
	SDNPO	6	RW	The DNPO pin level is set to floating by software.     The DNPO pin level is set to 0 by software.
	XMUTE	7	RW	1: The XMUTE pin is set to floating by software.  0: The XMUTE pin is set to 0 by software.

The SPO flag is special designed to control the  $\overline{PO}$ . When the flag SPO is set to 1, the  $\overline{PO}$  pin is controlled by the combination of the  $\overline{HKS}$  pin, HFI pin and  $\overline{HDI}$  pin. The  $\overline{PO}$  pin will always be 0 if the flag SPO=0.

The relation between the Dialer I/O function (SPO=1)

		, ,					
Dialer Function	Dialer	I/O Pin (Flag	ı) Status	Result			
Dialer Function	HKS	HFO	HDO	PO	DNPO	Telephone Line	
On-hook	1	0	0	0	Floating	Break	
On-hook & Hand-free	1	1	0	1	Floating	Make	
On-hook & Hold-line	1	0	1	1	Floating	Make	
Off-hook	0	0	0	1	Floating	Make	
Off-hook & Hand-free	0	1	0	1	Floating	Make	
Off-hook & Hold-line	0	0	1	1	Floating	Make	

The following describes the dialer I/O function status machine figure (Available on Normal mode, Green mode or Sleep mode):



Note: 1. If the dialer status is on-hook and hold-line, the falling edge transition onto HDI pin will not generate the dialer I/O interrupt.

2. Dialer I/O function is not available in Idle mode.


## Line Control Function (Supported for HT95A400/40P, HT95A300/30P, HT95A200/20P)

Register	Label	Bits	R/W	Function
LINE	_	6~0	RO	Unused bit, read as "0"
(22H)	LINEC	7	RW	Enable the line control function     Disable the line control function

The line control function is enabled by the flag LINEC

	Conditions	Source to Enable
LINEC	Operation Mode	Line Control Function
1	Normal or Green mode	RTC time out interrupt
1	Sleep mode	Port A wake-up RTC time out interrupt
1	Idle mode	Port A wake-up

When the line control source is activated, the  $\overline{PO}$  pin will be set to high signal. Clearing LINEC to 0 will terminate the line control function and drive  $\overline{PO}$  pin outputs low signal.



#### **RTC Function**

Register	Label	Bits	R/W	Function
	_	6, 4~0	RO	Unused bit, read as "0"
RTCC (24H)	RTCEN	5	RW	1: Enable RTC function 0: Disable RTC function
(=)	RTCTO	7	RW	1: RTC time-out occurs 0: RTC time-out not occurs

The real time clock (RTC) is used to supply a regular internal interrupt. Its time-out period is 1000ms. If the RTC time-out occurs, the interrupt request flag RTCF and the RTCTO flag will be set to 1. The interrupt vector for the RTC is 14H. When the interrupt subroutine is serviced, the interrupt request flag (RTCF) will be cleared to 0, but the flag RTCTO remain in its original value. If the RTCTO flag is not cleared, next RTC time-out interrupt will occur.

### PFD Generator (Supported for HT95A400/40P, HT95A300/30P, HT95A200/20P)


Register	Label	Bits	R/W	Function
	_	3~0	RO	Unused bit, read as "0"
	PFDEN	4	RW	1: Enable PFD output 0: Disable PFD output, the MUSIC pin output low level.
PFDC (2EH)	PRES0 PRES1	5 6	RW	Bit6, 5=00: Prescaler output= PFD frequency source/1 Bit6, 5=01: Prescaler output= PFD frequency source/2 Bit6, 5=10: Prescaler output= PFD frequency source/4 Bit6, 5=11: Prescaler output= PFD frequency source/8
	FPFD	7	RW	1: The PFD frequency source is 3.58MHz/4 0: The PFD frequency source is 32768Hz
PFDD (2FH)	_	7~0	RW	PFD data register

The PFD (programmable frequency divider) is implemented in the phone controller. It is composed of two portions: a prescaler and a general counter.

The prescaler is controlled by the register bits, PRES0 and PRES1. The general counter is programmed by an 8-bit register PFDD.

The source for this generator can be selected from 3.58MHz/4 or 32768Hz. To enable the PFD output, write 1 to the PFDEN bit.

The PFDD is inhibited to write while the PFD is disabled. To modify the PFDD contents, the PFD must be enabled. When the generator is disabled, the PFDD is cleared by hardware.



PFD output frequency=  $\frac{\text{Prescaler output}}{2 \times (N+1)}$ , where N=the value of the PFDD


#### **Mask Option Table**

The following shows many kinds of mask options in the telephone controller. All these options should be defined in order to ensure proper system functions.

Name	Mask Option
WDT	WDT source selection RC→Select the WDT OSC to be the WDT source. T1→Select the instruction clock to be the WDT source. 32kHz→Select the external 32768Hz to be the WDT source. Disable→Disable WDT function.
CLRWDT	This option defines how to clear the WDT by instruction.  One clear instruction→The "CLR WDT" can clear the WDT.  Two clear instructions→Only when both of the "CLR WDT1" and "CLR WDT2" have been executed, then WDT can be cleared.
Wake-up PA	Port A wake-up selection.  Define the activity of wake-up function.  All port A have the capability to wake-up the chip from a HALT.  This wake-up function is selected per bit.
Pull-high PA Pull-high PB Pull-high PD Pull-high PE Pull-high PF Pull-high PG	Pull-high option. This option determines whether the pull-high resistance is viable or not. Port A pull-high option is selected per bit. Port B pull-high option is selected per bit. Port D pull-high option is selected per nibble. Port E pull-high option is selected per nibble. Port F pull-high option is selected per nibble. Port G pull-high option is selected per nibble.



## **Application Circuits**



Note: Some floating input pins (INT, TMR1, TMR0, etc.) are not shown in this circuit.



## **Instruction Set Summary**

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic			
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory Decimal adjust ACC for addition with result in data memory	1 1(1) 1 1 1(1) 1 1 1(1) 1(1) 1(1)	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV
Logic Operati	on		
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x XOR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	1 1 1 1(1) 1(1) 1(1) 1 1 1 1(1) 1	Z Z Z Z Z Z Z Z Z Z Z
Increment & D	Decrement		
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 <sup>(1)</sup> 1 1 <sup>(1)</sup>	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RL [m] RLCA [m] RLCA [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	1 1(1) 1 1(1) 1 1(1) 1 1(1)	None None C C None None C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 <sup>(1)</sup> 1	None None None
Bit Operation			
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 <sup>(1)</sup>	None None

Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 <sup>(2)</sup>	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 <sup>(2)</sup>	None
SZ [m].i	Skip if bit i of data memory is zero	1 <sup>(2)</sup>	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 <sup>(2)</sup>	None
SIZ [m]	Skip if increment data memory is zero	1 <sup>(3)</sup>	None
SDZ [m]	Skip if decrement data memory is zero	1 <sup>(3)</sup>	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 <sup>(2)</sup>	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 <sup>(2)</sup>	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 <sup>(1)</sup>	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 <sup>(1)</sup>	None
Miscellaneous	s		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 <sup>(1)</sup>	None
SET [m]	Set data memory	1 <sup>(1)</sup>	None
CLR WDT	Clear Watchdog Timer	1	TO,PD
CLR WDT1	Pre-clear Watchdog Timer	1	TO <sup>(4)</sup> ,PD <sup>(4)</sup>
CLR WDT2	Pre-clear Watchdog Timer	1	TO <sup>(4)</sup> ,PD <sup>(4)</sup>
SWAP [m]	Swap nibbles of data memory	1 <sup>(1)</sup>	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PD

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

- √: Flag is affected
- -: Flag is not affected
- <sup>(1)</sup>: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
- <sup>(2)</sup>: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.
- $^{(3)}$ :  $^{(1)}$  and  $^{(2)}$
- (4): The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the CLR WDT1 or CLR WDT2 instruction, the TO and PD are cleared. Otherwise the TO and PD flags remain unchanged.



### **Instruction Definition**

ADC A,[m] Add data memory and carry to the accumulator

Description The contents of the specified data memory, accumulator and the carry flag are added si-

multaneously, leaving the result in the accumulator.

Operation  $ACC \leftarrow ACC+[m]+C$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_		_	√	√	√	√

ADCM A,[m] Add the accumulator and carry to data memory

Description The contents of the specified data memory, accumulator and the carry flag are added si-

multaneously, leaving the result in the specified data memory.

Operation  $[m] \leftarrow ACC+[m]+C$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	√	√	√	√

ADD A,[m] Add data memory to the accumulator

Description The contents of the specified data memory and the accumulator are added. The result is

stored in the accumulator.

Operation  $ACC \leftarrow ACC+[m]$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_			_	$\checkmark$	√	$\checkmark$	√

ADD A,x Add immediate data to the accumulator

Description The contents of the accumulator and the specified data are added, leaving the result in the

accumulator.

Operation  $ACC \leftarrow ACC+x$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	√	√	√	√

ADDM A,[m] Add the accumulator to the data memory

Description The contents of the specified data memory and the accumulator are added. The result is

stored in the data memory.

Operation  $[m] \leftarrow ACC+[m]$ 

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	<b>V</b>	<b>√</b>	√	√



AND A,[m] Logical AND accumulator with data memory

Description Data in the accumulator and the specified data memory perform a bitwise logical AND op-

eration. The result is stored in the accumulator.

Operation  $ACC \leftarrow ACC "AND" [m]$ 

Affected flag(s)

Т	C2	TC1	ТО	PD	OV	Z	AC	С
	_	_		_	_	√	_	_

AND A,x Logical AND immediate data to the accumulator

Description Data in the accumulator and the specified data perform a bitwise logical AND operation.

The result is stored in the accumulator.

Operation ACC ← ACC "AND" x

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	С
_			_		√		_

ANDM A,[m] Logical AND data memory with the accumulator

Description Data in the specified data memory and the accumulator perform a bitwise logical AND op-

eration. The result is stored in the data memory.

Operation  $[m] \leftarrow ACC "AND" [m]$ 

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	С
_	_	_	_		√		_

CALL addr Subroutine call

Description The instruction unconditionally calls a subroutine located at the indicated address. The

program counter increments once to obtain the address of the next instruction, and pushes this onto the stack. The indicated address is then loaded. Program execution continues

with the instruction at this address.

Operation Stack  $\leftarrow$  PC+1

 $\mathsf{PC} \leftarrow \mathsf{addr}$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_		_	_	_		_

CLR [m] Clear data memory

Description The contents of the specified data memory are cleared to 0.

Operation  $[m] \leftarrow 00H$ 

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_



CLR [m].i Clear bit of data memory

Description The bit i of the specified data memory is cleared to 0.

Operation  $[m].i \leftarrow 0$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

CLR WDT Clear Watchdog Timer

Description The WDT is cleared (clears the WDT). The power down bit (PD) and time-out bit (TO) are

cleared.

Operation WDT  $\leftarrow$  00H

PD and TO  $\leftarrow$  0

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	С
_	_	0	0	_	_		_

CLR WDT1 Preclear Watchdog Timer

Description Together with CLR WDT2, clears the WDT. PD and TO are also cleared. Only execution of

this instruction without the other preclear instruction just sets the indicated flag which implies this instruction has been executed and the TO and PD flags remain unchanged.

Operation WDT  $\leftarrow$  00H\*

PD and TO ← 0\*

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	0*	0*	_	_	_	_

CLR WDT2 Preclear Watchdog Timer

Description Together with CLR WDT1, clears the WDT. PD and TO are also cleared. Only execution of

this instruction without the other preclear instruction, sets the indicated flag which implies  $\frac{1}{2}$ 

this instruction has been executed and the TO and PD flags remain unchanged.

Operation WDT  $\leftarrow$  00H\*

PD and TO  $\leftarrow$  0\*

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	0*	0*	_	_	_	

CPL [m] Complement data memory

Description Each bit of the specified data memory is logically complemented (1's complement). Bits

which previously contained a 1 are changed to 0 and vice-versa.

Operation  $[m] \leftarrow [\overline{m}]$ 

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	<b>√</b>	_	_



CPLA [m] Complement data memory and place result in the accumulator

Description Each bit of the specified data memory is logically complemented (1's complement). Bits

which previously contained a 1 are changed to 0 and vice-versa. The complemented result is stored in the accumulator and the contents of the data memory remain unchanged.

Operation  $ACC \leftarrow [m]$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_		_	_	_	<b>V</b>	_	_

DAA [m] Decimal-Adjust accumulator for addition

Description The accumulator value is adjusted to the BCD (Binary Coded Decimal) code. The accumulator value is adjusted to the BCD (Binary Coded Decimal) code.

lator is divided into two nibbles. Each nibble is adjusted to the BCD code and an internal carry (AC1) will be done if the low nibble of the accumulator is greater than 9. The BCD adjustment is done by adding 6 to the original value if the original value is greater than 9 or a carry (AC or C) is set; otherwise the original value remains unchanged. The result is stored

in the data memory and only the carry flag (C) may be affected.

Operation If ACC.3~ACC.0 >9 or AC=1

then [m].3~[m].0  $\leftarrow$  (ACC.3~ACC.0)+6, AC1= $\overline{AC}$  else [m].3~[m].0  $\leftarrow$  (ACC.3~ACC.0), AC1=0

and

If ACC.7~ACC.4+AC1 >9 or C=1

then [m].7~[m].4  $\leftarrow$  ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4  $\leftarrow$  ACC.7~ACC.4+AC1,C=C

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_		_		√

**DEC [m]** Decrement data memory

Description Data in the specified data memory is decremented by 1.

Operation  $[m] \leftarrow [m]-1$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	√	_	_

**DECA [m]** Decrement data memory and place result in the accumulator

Description Data in the specified data memory is decremented by 1, leaving the result in the accumula-

tor. The contents of the data memory remain unchanged.

Operation  $ACC \leftarrow [m]-1$ 

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	√	_	_



HALT Enter power down mode

Description This instruction stops program execution and turns off the system clock. The contents of

the RAM and registers are retained. The WDT and prescaler are cleared. The power down

bit (PD) is set and the WDT time-out bit (TO) is cleared.

Operation  $PC \leftarrow PC+1$ 

 $PD \leftarrow 1$  $TO \leftarrow 0$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	0	1	_	_	_	

INC [m] Increment data memory

Description Data in the specified data memory is incremented by 1

Operation  $[m] \leftarrow [m]+1$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	√	_	_

INCA [m] Increment data memory and place result in the accumulator

Description Data in the specified data memory is incremented by 1, leaving the result in the accumula-

tor. The contents of the data memory remain unchanged.

Operation  $ACC \leftarrow [m]+1$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	√	_	_

JMP addr Directly jump

Description The program counter are replaced with the directly-specified address unconditionally, and

control is passed to this destination.

Operation  $PC \leftarrow addr$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

MOV A,[m] Move data memory to the accumulator

Description The contents of the specified data memory are copied to the accumulator.

Operation  $ACC \leftarrow [m]$ 

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_



MOV A,x Move immediate data to the accumulator

Description The 8-bit data specified by the code is loaded into the accumulator.

Operation  $ACC \leftarrow x$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

MOV [m],A Move the accumulator to data memory

Description The contents of the accumulator are copied to the specified data memory (one of the data

memories).

Operation  $[m] \leftarrow ACC$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	

NOP No operation

Description No operation is performed. Execution continues with the next instruction.

Operation  $PC \leftarrow PC+1$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

OR A,[m] Logical OR accumulator with data memory

Description Data in the accumulator and the specified data memory (one of the data memories) per-

form a bitwise logical\_OR operation. The result is stored in the accumulator.

Operation  $ACC \leftarrow ACC "OR" [m]$ 

Affected flag(s)

TC2	TC1	то	PD	OV	Z	AC	С
_	_	_	_	_	√	_	_

**OR A,x** Logical OR immediate data to the accumulator

Description Data in the accumulator and the specified data perform a bitwise logical\_OR operation.

The result is stored in the accumulator.

Operation  $ACC \leftarrow ACC "OR" x$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	√	_	_

ORM A,[m] Logical OR data memory with the accumulator

Description Data in the data memory (one of the data memories) and the accumulator perform a

bitwise logical\_OR operation. The result is stored in the data memory.

Operation  $[m] \leftarrow ACC "OR" [m]$ 

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	<b>√</b>	_	_



**RET** Return from subroutine

Description The program counter is restored from the stack. This is a 2-cycle instruction.

Operation  $PC \leftarrow Stack$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

**RET A,x** Return and place immediate data in the accumulator

Description The program counter is restored from the stack and the accumulator loaded with the speci-

fied 8-bit immediate data.

Operation  $PC \leftarrow Stack$ 

 $\mathsf{ACC} \leftarrow \mathsf{x}$ 

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

**RETI** Return from interrupt

Description The program counter is restored from the stack, and interrupts are enabled by setting the

EMI bit. EMI is the enable master (global) interrupt bit.

Operation  $PC \leftarrow Stack$ 

 $EMI \leftarrow 1$ 

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

RL [m] Rotate data memory left

Description The contents of the specified data memory are rotated 1 bit left with bit 7 rotated into bit 0.

Operation [m].(i+1)  $\leftarrow$  [m].i; [m].i:bit i of the data memory (i=0 $\sim$ 6)

 $[m].0 \leftarrow [m].7$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

RLA [m] Rotate data memory left and place result in the accumulator

Description Data in the specified data memory is rotated 1 bit left with bit 7 rotated into bit 0, leaving the

rotated result in the accumulator. The contents of the data memory remain unchanged.

Operation ACC.(i+1)  $\leftarrow$  [m].i; [m].i:bit i of the data memory (i=0~6)

 $ACC.0 \leftarrow [m].7$ 

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_



RLC [m] Rotate data memory left through carry

Description The contents of the specified data memory and the carry flag are rotated 1 bit left. Bit 7 re-

places the carry bit; the original carry flag is rotated into the bit 0 position.

Operation [m].(i+1)  $\leftarrow$  [m].i; [m].i:bit i of the data memory (i=0~6)

 $[m].0 \leftarrow C$  $C \leftarrow [m].7$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	√

RLCA [m] Rotate left through carry and place result in the accumulator

Description Data in the specified data memory and the carry flag are rotated 1 bit left. Bit 7 replaces the

carry bit and the original carry flag is rotated into bit 0 position. The rotated result is stored

in the accumulator but the contents of the data memory remain unchanged.

Operation ACC.(i+1)  $\leftarrow$  [m].i; [m].i:bit i of the data memory (i=0~6)

 $\begin{array}{l} \mathsf{ACC.0} \leftarrow \mathsf{C} \\ \mathsf{C} \ \leftarrow [\mathsf{m}].7 \end{array}$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	√

RR [m] Rotate data memory right

Description The contents of the specified data memory are rotated 1 bit right with bit 0 rotated to bit 7.

Operation [m].i  $\leftarrow$  [m].(i+1); [m].i:bit i of the data memory (i=0~6)

 $[m].7 \leftarrow [m].0$ 

Affected flag(s)

Т	C2	TC1	ТО	PD	OV	Z	AC	С
Ţ.	_	_	_	_	_	_	_	_

RRA [m] Rotate right and place result in the accumulator

Description Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leaving

the rotated result in the accumulator. The contents of the data memory remain unchanged.

Operation ACC.(i)  $\leftarrow$  [m].(i+1); [m].i:bit i of the data memory (i=0~6)

 $ACC.7 \leftarrow [m].0$ 

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	С
_	_	_	_	_	_	_	

RRC [m] Rotate data memory right through carry

Description The contents of the specified data memory and the carry flag are together rotated 1 bit

right. Bit 0 replaces the carry bit; the original carry flag is rotated into the bit 7 position.

Operation  $[m].i \leftarrow [m].(i+1); \ [m].i:bit \ i \ of \ the \ data \ memory \ (i=0~6)$ 

 $[m].7 \leftarrow C$  $C \leftarrow [m].0$ 

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	√



RRCA [m] Rotate right through carry and place result in the accumulator

Description Data of the specified data memory and the carry flag are rotated 1 bit right. Bit 0 replaces

the carry bit and the original carry flag is rotated into the bit 7 position. The rotated result is stored in the accumulator. The contents of the data memory remain unchanged.

Operation ACC.i  $\leftarrow$  [m].(i+1); [m].i:bit i of the data memory (i=0~6)

 $\begin{array}{c} ACC.7 \leftarrow C \\ C \leftarrow [m].0 \end{array}$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	<b>√</b>

SBC A,[m] Subtract data memory and carry from the accumulator

Description The contents of the specified data memory and the complement of the carry flag are sub-

tracted from the accumulator, leaving the result in the accumulator.

Operation  $ACC \leftarrow ACC+[m]+C$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_			_	√	√	√	√

SBCM A,[m] Subtract data memory and carry from the accumulator

Description The contents of the specified data memory and the complement of the carry flag are sub-

tracted from the accumulator, leaving the result in the data memory.

Operation  $[m] \leftarrow ACC + \overline{[m]} + C$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_		_		√	√	√	√

SDZ [m] Skip if decrement data memory is 0

Description The contents of the specified data memory are decremented by 1. If the result is 0, the next

instruction is skipped. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruc-

tion (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if ([m]-1)=0,  $[m] \leftarrow ([m]-1)$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_		_		_	_	_

**SDZA [m]** Decrement data memory and place result in ACC, skip if 0

Description The contents of the specified data memory are decremented by 1. If the result is 0, the next

instruction is skipped. The result is stored in the accumulator but the data memory remains unchanged. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise precedually the post instruction (4 cycle)

cles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if ([m]-1)=0, ACC  $\leftarrow$  ([m]-1)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_



SET [m] Set data memory

Description Each bit of the specified data memory is set to 1.

Operation  $[m] \leftarrow FFH$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

SET [m]. i Set bit of data memory

Description Bit i of the specified data memory is set to 1.

Operation [m].i  $\leftarrow$  1

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_		_		_

SIZ [m] Skip if increment data memory is 0

Description The contents of the specified data memory are incremented by 1. If the result is 0, the fol-

lowing instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with

the next instruction (1 cycle).

Operation Skip if ([m]+1)=0,  $[m] \leftarrow ([m]+1)$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

SIZA [m] Increment data memory and place result in ACC, skip if 0

Description The contents of the specified data memory are incremented by 1. If the result is 0, the next

instruction is skipped and the result is stored in the accumulator. The data memory remains unchanged. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper

instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if ([m]+1)=0, ACC  $\leftarrow$  ([m]+1)

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

**SNZ [m].i** Skip if bit i of the data memory is not 0

Description If bit i of the specified data memory is not 0, the next instruction is skipped. If bit i of the data

memory is not 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Other-

wise proceed with the next instruction (1 cycle).

Operation Skip if [m].i≠0

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_



SUB A,[m] Subtract data memory from the accumulator

Description The specified data memory is subtracted from the contents of the accumulator, leaving the

result in the accumulator.

Operation  $ACC \leftarrow ACC + [m] + 1$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	√	√	√	√

SUBM A,[m] Subtract data memory from the accumulator

Description The specified data memory is subtracted from the contents of the accumulator, leaving the

result in the data memory.

Operation  $[m] \leftarrow ACC + [\overline{m}] + 1$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	√	√	√	√

SUB A,x Subtract immediate data from the accumulator

Description The immediate data specified by the code is subtracted from the contents of the accumula-

tor, leaving the result in the accumulator.

Operation  $ACC \leftarrow ACC + x + 1$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	√	√	√	<b>V</b>

**SWAP [m]** Swap nibbles within the data memory

Description The low-order and high-order nibbles of the specified data memory (1 of the data memo-

ries) are interchanged.

Operation [m].3~[m].0  $\leftrightarrow$  [m].7~[m].4

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

**SWAPA [m]** Swap data memory and place result in the accumulator

Description The low-order and high-order nibbles of the specified data memory are interchanged, writ-

ing the result to the accumulator. The contents of the data memory remain unchanged.

Operation ACC.3~ACC.0  $\leftarrow$  [m].7~[m].4

 $ACC.7\sim ACC.4 \leftarrow [m].3\sim [m].0$ 

TC2	TC1	TO	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_



SZ [m] Skip if data memory is 0

Description If the contents of the specified data memory are 0, the following instruction, fetched during

the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if [m]=0

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_			_	_	_

SZA [m] Move data memory to ACC, skip if 0

Description The contents of the specified data memory are copied to the accumulator. If the contents is

0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed

with the next instruction (1 cycle).

Operation Skip if [m]=0

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	С
	_	_		_	_		_

SZ [m].i Skip if bit i of the data memory is 0

Description If bit i of the specified data memory is 0, the following instruction, fetched during the current

instruction execution, is discarded and a dummy cycle is replaced to get the proper instruc-

tion (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if [m].i=0

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_		_		_	_	

TABRDC [m] Move the ROM code (current page) to TBLH and data memory

Description The low byte of ROM code (current page) addressed by the table pointer (TBLP) is moved

to the specified data memory and the high byte transferred to TBLH directly.

Operation  $[m] \leftarrow ROM \text{ code (low byte)}$ 

TBLH ← ROM code (high byte)

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

**TABRDL [m]** Move the ROM code (last page) to TBLH and data memory

Description The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to

the data memory and the high byte transferred to TBLH directly.

Operation  $[m] \leftarrow ROM \text{ code (low byte)}$ 

TBLH ← POM code (high byte)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_



HT95AXXX

XOR A,[m] Logical XOR accumulator with data memory

Description Data in the accumulator and the indicated data memory perform a bitwise logical Exclu-

sive\_OR operation and the result is stored in the accumulator.

Operation  $ACC \leftarrow ACC \text{ "XOR" [m]}$ 

Affected flag(s)

Т	C2	TC1	ТО	PD	OV	Z	AC	С
	_	_		_	_	√	_	_

**XORM A,[m]** Logical XOR data memory with the accumulator

Description Data in the indicated data memory and the accumulator perform a bitwise logical Exclu-

sive\_OR operation. The result is stored in the data memory. The 0 flag is affected.

Operation  $[m] \leftarrow ACC "XOR" [m]$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	√	_	_

XOR A,x Logical XOR immediate data to the accumulator

Description Data in the accumulator and the specified data perform a bitwise logical Exclusive\_OR op-

eration. The result is stored in the accumulator. The 0 flag is affected.


Operation  $ACC \leftarrow ACC "XOR" x$ 

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	√	_	_



## **Package Information**

## 64-pin QFP (14×20) Outline Dimensions





Combal		Dimensions in mm	
Symbol	Min.	Nom.	Max.
Α	18.80	_	19.20
В	13.90	_	14.10
С	24.80	_	25.20
D	19.90	_	20.10
E	_	1	_
F	_	0.40	_
G	2.50	_	3.10
Н	_	_	3.40
I	_	0.10	_
J	1.15	_	1.45
K	0.10	_	0.20
α	0°	_	7°



## 48-pin SSOP (300mil) Outline Dimensions









Cumbal	Dimensions in mil		
Symbol	Min.	Nom.	Max.
А	395	_	420
В	291	_	299
С	8	_	12
C'	613	_	637
D	85	_	99
E	_	25	_
F	4	_	10
G	25	_	35
Н	4	_	12
α	0°	_	8°



### 28-pin SOP (300mil) Outline Dimensions








Cumhal	Dimensions in mil		
Symbol	Symbol Min.		Max.
Α	394	_	419
В	290	_	300
С	14	_	20
C'	697	_	713
D	92	_	104
Е	_	50	_
F	4	_	_
G	32	_	38
Н	4	_	12
α	0°	_	10°



## **Product Tape and Reel Specifications**

## **Reel Dimensions**



### SSOP 48W


Symbol	Description	Dimensions in mm
Α	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	100±0.1
С	Spindle Hole Diameter	13.0+0.5 -0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	32.2+0.3 -0.2
T2	Reel Thickness	38.2±0.2

### SOP 28W (300mil)

Symbol	Description	Dimensions in mm
Α	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13.0+0.5 -0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8+0.3 -0.2
T2	Reel Thickness	30.2±0.2




## **Carrier Tape Dimensions**



#### SSOP 48W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	32.0±0.3
Р	Cavity Pitch	16.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	14.2±0.1
D	Perforation Diameter	2.0 Min.
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	12.0±0.1
В0	Cavity Width	16.20±0.1
K1	Cavity Depth	2.4±0.1
K2	Cavity Depth	3.2±0.1
t	Carrier Tape Thickness	0.35±0.05
С	Cover Tape Width	25.5





### SOP 28W (300mil)

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0±0.3
Р	Cavity Pitch	12.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.85±0.1
В0	Cavity Width	18.34±0.1
K0	Cavity Depth	2.97±0.1
t	Carrier Tape Thickness	0.35±0.01
С	Cover Tape Width	21.3



#### Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan

Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

#### Holtek Semiconductor Inc. (Sales Office)

11F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan

Tel: 886-2-2782-9635 Fax: 886-2-2782-9636

Fax: 886-2-2782-7128 (International sales hotline)

#### Holtek Semiconductor (Shanghai) Inc.

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China

Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

#### Holtek Semiconductor (Hong Kong) Ltd.

Block A, 3/F, Tin On Industrial Building, 777-779 Cheung Sha Wan Rd., Kowloon, Hong Kong Tel: 852-2-745-8288

Tel: 852-2-745-8288 Fax: 852-2-742-8657

#### Holmate Semiconductor, Inc.

46712 Fremont Blvd., Fremont, CA 94538

Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

#### Copyright © 2003 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.