

# CH7017 TV Encoder / LVDS Transmitter

## Features

### TV-Out:

- VGA to TV conversion supporting up to 1024x768 pixels.
- Macrovision™ 7.1.L1 copy protection support.
- Two variable-voltage digital input ports.
- Simultaneous LVDS and TV output.
- True scale rendering engine supporting under-scan in all TV output resolutions. †‡
- Enhanced text sharpness and adaptive flicker removal with up to 7 lines of filtering. ¥
- Support for NTSC and PAL TV formats.
- Outputs CVBS, S-Video, RGB and YPrPb.
- Support for SCART output.
- TV / Monitor connection detect.
- Output video switch for easy wiring to connectors.

### LVDS-Out:

- Single / Dual LVDS transmitter.
- Dual LVDS supporting pixel rates up to 330Mpixels/sec when both 12-bit input ports are ganged together.
- Panel fitting scaler – up scale to 1600x1200 pixels.
- LVDS low jitter PLL accepting EMI reduction input.
- LVDS 18-bit and 24-bit outputs.
- 2D dither engine.
- Panel protection and Power-Down sequencing.
- Programmable power management.
- Support for second CRT DAC bypass mode.
- Four 10-bit video DAC outputs.
- Fully programmable through serial port.
- Complete Windows and DOS driver support.
- Variable voltage interface to graphics device.
- 128-pin LQFP package.

## 1.0 General Description

The CH7017 is a Display Controller device that accepts two digital graphics input data streams. One data stream outputs through an LVDS transmitter to a LCD panel, while the other data stream is encoded for NTSC or PAL TV and outputs through four 10-bit high-speed DACs. The TV encoder device encodes a graphics signal up to 1024x768 resolution and outputs the video signals according to NTSC or PAL standards. The LVDS transmitter operates at pixel speeds up to 165MHz per link, supporting 1600x1200 panels at 60Hz refresh rate.

The device can also accept one graphics data stream over two 12-bit wide variable voltage ports which support nine different data formats including RGB and YCrCb (RGB must be used for LVDS output). A maximum of 330M pixels per second can be output through dual LVDS links.

The TV-Out processor will perform non-interlaced to interlaced conversion with scaling, flicker filtering, and encoding into any of the NTSC or PAL video standards. The scaler and flicker filter are adaptive and programmable for superior text display. Eight graphics resolutions are supported up to 1024 by 768 pixels with full vertical and horizontal under-scan capability in all modes. A high accuracy low jitter phase locked loop is integrated to create outstanding video quality. Anti-copy protection support is provided by Macrovision™ technology. In addition to TV encoder modes, bypass modes are included which allow the TV DACs to be used as a second CRT DAC.

The LVDS transmitter includes a panel fitting up-scaler and a programmable dither function for the support of 18-bit panels. Data is encoded into commonly used formats, including those detailed in the OpenLDI and the SPWG specifications. Serialized data outputs on three to eight differential channels.

† Patent number 5,781,241

‡ Patent number 5,914,753




Figure 1: CH7017 Functional Block Diagram



2.2 Pin Description

Table 1: Pin Description

Pin #	# of Pins	Type	Symbol	Description
66, 101	2	In/Out	H1, H2	<p><b>Horizontal Sync Input / Output</b> When the SYO control bit is low, these pins accept a horizontal sync inputs for use with the input data. The amplitude will range from 0 to VDDV. VREF1 is the threshold level for these inputs. These pins must be used as inputs in RGB Bypass mode.</p> <p>When the SYO control bit is high, the TV encoder will output a 64-pixels wide horizontal sync pulse from one of these pins. The output is driven from the DVDD supply, and it is valid ONLY when TV-Out is in operation.</p>
65, 102	2	In/Out	V1, V2	<p><b>Vertical Sync Input / Output</b> When the SYO control bit is low, these pins accept a vertical sync inputs for use with the input data. The amplitude will range from 0 to VDDV. VREF1 is the threshold level for these inputs. These pins must be used as inputs in RGB Bypass mode.</p> <p>When the SYO control bit is high, the TV encoder will output a 1-line wide vertical sync pulse from one of these pins. The output is driven from the DVDD supply, and it is valid ONLY when TV-Out is in operation.</p>
63, 104	2	In	DE1, DE2	<p><b>Data Enable</b> These pins accept a data enable signal that is high when active video data is input to the device, and remains low during all other times. The amplitude will range from 0 to VDDV. VREF1 is the threshold level for these inputs. The TV-Out function uses H and V sync signals and values in the SAV Register as reference to active video.</p>
62, 105	2	Out	FLD/STL1, FLD/STL2	<p><b>TV Field / Flat Panel Stall Signal</b> These outputs can be programmed to be either a TV Field output from the TV encoder, or a Stall output from the flat panel Up-scaler. These outputs are tri-stated upon power up.</p>
107	1	In/Out	SPD	<p><b>Serial Port Data Input / Output</b> This pin functions as the bi-directional data pin of the serial port. It can operate with input levels from VDDV to DVDD. Outputs are driven from 0 to VREF2.</p>
108	1	In	SPC	<p><b>Serial Port Clock Input</b> This pin functions as the clock input of the serial port. It can operate with input levels from VDDV to DVDD.</p>
106	1	In	AS	<p><b>Address Select (Internal Pull-up)</b> This pin determines the device address of the serial port.</p>
112	1	In/Out	SDD	<p><b>Low-Voltage DDC Serial Data</b> Low-voltage serial data for DDC. It uses VREF2 / 2 as the threshold voltage. VREF2 divide by 2 function is generated on-chip.</p>
113	1	In/Out	SDC	<p><b>Low-Voltage DDC Serial Clock</b> Low-voltage serial clock for DDC. It uses VREF2 / 2 as the threshold voltage. VREF2 divide by 2 function is generated on-chip.</p>
114, 116	2	In/Out	DD1, DD2	<p><b>DDC Serial Data</b> Serial data for DDC. (0V to 5V)</p>
111	1	In	VREF2	<p><b>Reference Voltage 2</b> Used to generate the output supply level for the SPD port. This pin should be tied externally to the maximum voltage seen by the ports. (1.5V to 3.3V).</p>
115, 117	2	In/Out	DC1, DC2	<p><b>DDC Serial Clock</b> Clock for DDC. (0V to 5V)</p>
123-126, 56, 57	6	In/Out	GPIO[5:0]	<p><b>General Purpose Input / Output [5:0]</b> These pins provide general purpose I/O and are controlled via the serial port. (3.3V). See description of GPIO Controls for I/O configuration.</p>
127	1	Out	ENAVDD	<p><b>Panel Power Enable</b> Enable panel VDD. (3.3V)</p>
128	1	Out	ENABLK	<p><b>Back Light Enable</b> Enable Back-Light of LCD Panel. (3.3V)</p>

Table 1: Pin Description (Continued)

Pin #	# of Pins	Type	Symbol	Description
121	1	In	HPD	<b>Hot Plug Detect</b> (Internal Pull-down) This input pin determines whether a display device is connected to the VGA connector. When terminated, the display device is required to apply a voltage greater than 2.4 volts. Changes on the status of this pin will be relayed to the graphics controller via the HPINT* pin pulling low.
122	1	Out	HPINT*	<b>Hot Plug Interrupt Output</b> This pin provides an open drain output, which pulls low when a termination change has been detected on the HPD input.
36	1	In	VSWING	<b>LVDS Voltage Swing Control</b> This pin sets the swing level of the LVDS outputs. A 2.4K Ohm resistor should be connected between this pin and LGND (pin 35) using short and wide traces.
58	1	In	RESET*	<b>Reset * Input</b> (Internal Pull-up) When this pin is low, the device is held in the power-on reset condition. When this pin is high, reset is controlled through the serial port.
2	1	Analog	LPLLCAP	<b>LVDS PLL Capacitor</b> This pin allows coupling of any signal to the on-chip loop filter capacitor.
5, 24	2	Out	LL2C, LL1C	<b>Positive LVDS differential Clock2 &amp; Clock1</b>
6, 25	2	Out	LL2C*, LL1C*	<b>Negative LVDS differential Clock2 &amp; Clock1</b>
8, 11, 14, 17	4	Out	LDC[7:4]	<b>Positive LVDS differential data[7:4]</b>
9, 12, 15, 18	4	Out	LDC[7:4]*	<b>Negative LVDS differential data[7:4]</b>
21, 27, 30, 33	4	Out	LDC[3:0]	<b>Positive LVDS differential data[3:0]</b>
22, 28, 31, 34	4	Out	LDC[3:0]*	<b>Negative LVDS differential data [3:0]</b>
38	1	Analog	ISET	<b>Current Set Resistor Input</b> This pin sets the DAC current. A 140-ohm resistor should be connected between this pin and DAC_GND (pin 39) using short and wide traces.
41	1	Out	CVBS (DACA3)	<b>Composite Video</b> This pin outputs a composite video signal capable of driving a 75 ohm doubly terminated load. During bypass modes this output is valid only if the data format is compatible with one of the TV-Out display modes.
42	1	Out	Y/G (DACB1)	<b>Luma / Green Output</b> This pin outputs a selectable video signal. The output is designed to drive a 75 ohm doubly terminated load. The output can be selected to be the luminance component of YPrPb or green (for VGA bypass)
43	1	Out	Y/G (DACA1)	<b>Luma / Green Output</b> This pin outputs a selectable video signal. The output is designed to drive a 75 ohm doubly terminated load. The output can be selected to be s-video luminance or green (for SCART type 1 connections) or the luminance component of YPrPb or green (for VGA bypass)
44	1	Out	Pr/R (DACB2)	<b>Pr / Red Output</b> This pin outputs a selectable video signal. The output is designed to drive a 75 ohm doubly terminated load. The output can be selected to be the Pr component of YPrPb or red (for VGA bypass)
45	1	Out	C/R/Pr (DACA2)	<b>Chroma / Red Output</b> This pin outputs a selectable video signal. The output is designed to drive a 75 ohm doubly terminated load. The output can be selected to be s-video chrominance or red (for SCART type 1 connections) or the Pr component of YPrPb or red (for VGA bypass)
46	1	Out	Pb/B (DACB0)	<b>Pb / Blue Output</b> This pin outputs a selectable video signal. The output is designed to drive a 75 ohm doubly terminated load. The output can be selected to the Pb component of YPrPb or blue (for VGA bypass).
47	1	Out	CVBS/B/Pb (DACA0)	<b>Composite Video / Blue Output</b> This pin outputs a selectable video signal. The output is designed to drive a 75 ohm doubly terminated load. The output can be selected to be composite video or blue (for SCART type 1 connections) or the Pb component of YPrPb or blue (for VGA bypass).
120	1	Out	VOUT	<b>V-Sync Output</b> This pin is the output of a voltage translating digital buffer and is driven from V5V.

**Table 1: Pin Description (Continued)**

Pin #	# of Pins	Type	Symbol	Description
110	1	In	VIN	<b>V-Sync Input</b> This pin is the input of a voltage translating digital buffer. Input threshold can be programmed by serial port to equal to VREF2/2 or to DVDD/2.
119	1	Out	HOUT	<b>H-Sync Output</b> This pin is the output of a voltage translating digital buffer and is driven from V5V.
109	1	In	HIN	<b>H-Sync Input</b> This pin is the input of a voltage translating digital buffer. Input threshold can be programmed by serial port to equal to VREF2/2 or to DVDD/2.
49	1	Out	C/HSYNC	<b>Composite / Horizontal Sync</b> This pin provides composite sync in TV modes and horizontal sync in bypass RGB mode. This pin is driven by the DVDD supply.
50	1	Out	BCO/VSYNC	<b>Buffered Clock Outputs / Vertical Sync</b> This output pin provides buffered crystal oscillator clock output or VSYNC output in bypass RGB mode. This pin is driven by the DVDD supply.
52	1	In	XI / FIN	<b>Crystal Input / External Reference Input</b> A parallel resonant 14.31818MHz crystal ( $\pm 20$ ppm) should be attached between this pin and XO. However, an external CMOS compatible clock can drive the XI/FIN input.
53	1	Out	XO	<b>Crystal Output</b> A parallel resonance 14.31818MHz crystal ( $\pm 20$ ppm) should be attached between this pin and XI / FIN. However, if an external CMOS clock is attached to XI/FIN, XO should be left open.
59	1	Out	P-Out	<b>Pixel Clock Output</b> This pin provides a pixel clock signal to the VGA controller, which can be used as a reference frequency. The output is selectable between 1X and 2X of the pixel clock frequency. The output driver is driven from the VDDV supply (pin 60). This output has a programmable tri-state. The capacitive loading on this pin should be kept to a minimum.
61	1	In	VREF1	<b>Reference Voltage Input 1</b> The VREF1 pin inputs a reference voltage of VDDV / 2. The signal is derived externally through a resistor divider and decoupling capacitor, and will be used as a reference level for data, sync and clock inputs.
68-73, 77-82	12	In	D1[11:0]	<b>Data1[11] through Data1[0] Inputs</b> These pins accept the 12 data inputs from a digital video port of a graphics controller. The levels are 0 to VDDV. VREF1 is the threshold level.
76, 74	2	In	XCLK1, XCLK1*	<b>External Clock Inputs</b> These inputs form a differential clock signal input to the device for use with the H1, V1 and D1[11:0] data. If differential clocks are not available, the XCLK1* input should be connected to VREF1. The clock polarity can be selected by the MCP1 control bit.
85-90, 94-99	12	In	D2[11:0]	<b>Data2[11] through Data2[0] Inputs</b> These pins accept the 12 data inputs from a digital video port of a graphics controller. The levels are 0 to VDDV. VREF1 is the threshold level.
93, 91	2	In	XCLK2, XCLK2*	<b>External Clock Inputs</b> These inputs form a differential clock signal input to the device for use with the H2, V2 and D2[11:0] data. If differential clocks are not available, the XCLK2* input should be connected to VREF1. The clock polarity can be selected by the MCP2 control bit.
118	1	Power	V5V	<b>5V supply for H/VOUT (5V)</b>
64, 83, 84, 103	4	Power	DVDD	<b>Digital Supply Voltage (3.3V)</b>
67, 75, 92, 100	4	Power	DGND	<b>Digital Ground</b>
60	1	Power	VDDV	<b>I/O Supply Voltage (1.1V to 3.3V)</b>
55	2	Power	TVPLL_VDD	<b>TV PLL Supply Voltage (3.3V)</b>
54	1	Power	TVPLL_VCC	<b>TV PLL Supply Voltage (3.3V)</b>
51	1	Power	TVPLL_GND	<b>TV PLL Ground</b>
37	1	Power	DAC_VDD	<b>DAC Supply Voltage (3.3V)</b>

**Table 1: Pin Description (Continued)**

<b>Pin #</b>	<b># of Pins</b>	<b>Type</b>	<b>Symbol</b>	<b>Description</b>
39, 48	1	Power	DAC_GND	<b>DAC Ground</b>
7, 13, 19, 20, 26, 32	6	Power	LVDD	<b>LVDS Supply Voltage (3.3V)</b>
4, 10, 16, 23, 29, 35	6	Power	LGND	<b>LVDS Ground</b>
1	1	Power	LPLL_VDD	<b>LVDS PLL Supply Voltage (3.3V)</b>
3	1	Power	LPLL_GND	<b>LVDS PLL Ground</b>

3.0 Package Dimensions




Table of Dimensions

No. of Leads		SYMBOL											
		A1	A2	B1	B2	C	D	E	F	G	H	I	J
128 (14X20)													
Milli-meters	MIN	16	22	14	20	0.50	0.17	1.35	0.05	1.00	0.45	0.09	0°
	MAX						0.27	1.45	0.15		0.75	0.20	7°

### Disclaimer

This document provides technical information for the user. Chrontel reserves the right to make changes at any time without notice to improve and supply the best possible product and is not responsible and does not assume any liability for misapplication or use outside the limits specified in this document. We provide no warranty for the use of our products and assume no liability for errors contained in this document. The customer should make sure that they have the most recent data sheet version. Customers should take appropriate action to ensure their use of the products does not infringe upon any patents. Chrontel, Inc. respects valid patent rights of third parties and does not infringe upon or assist others to infringe upon such rights.

Chrontel PRODUCTS ARE NOT AUTHORIZED FOR AND SHOULD NOT BE USED WITHIN LIFE SUPPORT SYSTEMS OR NUCLEAR FACILITY APPLICATIONS WITHOUT THE SPECIFIC WRITTEN CONSENT OF Chrontel. Life support systems are those intended to support or sustain life and whose failure to perform when used as directed can reasonably expect to result in personal injury or death.

<b>ORDERING INFORMATION</b>			
Part Number	Package Type	Number of Pins	Voltage Supply
CH7017A-T	LQFP	128	3.3V

---

## Chrontel

2210 O'Toole Avenue, Suite 100,  
San Jose, CA 95131-1326  
Tel: (408) 383-9328  
Fax: (408) 383-9338  
www.chrontel.com  
E-mail: sales@chrontel.com