

Description

The ICE37C512 is a low-power, high-performance 512k(524288) bit one-time programmable read only memory (OTP EPROM) organized as 64K by 8 bits. It is single 5V power supply in normal read mode operation. Any byte can be accessed in less than 70ns. The ICE37C512 typically consumes 10mA, standby mode supply current typically less than 10 μ A. Two lines control (CE, OE) to give designers the flexibility to prevent bus contention. Programming time is typically only 100 μ s/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.


Features

- Fast Read Access Time : 70ns
- Low-Power consumption
 - 1 μ A Typ. Standby
 - 10 mA max. Active at 5MHz
- JEDEC Standard Packages
 - 32-Lead 600-mil PDIP
 - 32-Lead PLCC
 - 32-Lead TSOP
- Operating voltage : 5V \pm 10%
- High Reliability CMOS Technology
 - 2000V ESD Protection
 - 200 mA Latchup Immunity
- Programming time : 100 μ s/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Compatible pin Assignment For FLASH 512k bits


Pin Configurations

Pin Name	Function
A0 – A15	Addresses
O0 – O7	Outputs
/CE	Chip Enable
/OE/VPP	Output Enable
NC	No Connect


DIP Top View




TSOP Top View Type1



PLCC Top View



Block Diagram



Absolute Maximum Rating

Operation Temperature Commercial	0 to +70
Storage Temperature	-65 to +125
Voltage on Any Pin with Respect to Ground	-0.6V to +7.0V ⁽¹⁾
Vpp Supply Voltage with Respect to Ground.....	-0.6V to +13.5V ⁽¹⁾

Operating Modes

Mode\Pin	$\overline{\text{CE}}$	$\overline{\text{OE/VPP}}$	Ai	Outputs
Read	V _{IL}	V _{IL}	Ai	D _{OUT}
Output Disable	X	V _{IH}	X	High Z
Standby	V _{IH}	X	X	High Z
Rapid Program ⁽²⁾	V _{IL}	V _{PP}	Ai	D _{IN}
PGM Inhibit	V _{IH}	X	X	High Z
Product Identification ⁽⁴⁾	V _{IL}	V _{IL}	A9 = V _H ⁽³⁾ A0, A1 = V _{IH} or V _{IL} A2 – A15 = V _{IL}	Identification Code


- Notes: 1. X can be V_{IL} or V_{IH}.
 2. Refer to Programming Characteristics.
 3. V_H = 12 ± 0.5V.
 4. See Product Identification Code item.

DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition		Min	Max	Units
I_{LI}	Input Load Current	$V_{IN} = 0V$ to V_{CC}	Com.		± 1	μA
I_{LO}	Output Leakage Current	$V_{OUT} = 0V$ to V_{CC}	Com.		± 5	μA
I_{SB}	$V_{CC}^{(1)}$ Standby Current	$I_{SB1}(\text{CMOS}), /CE = V_{CC} \pm 0.3V$			10	μA
		$I_{SB2}(\text{TTL}), /CE = 2.0$ to $V_{CC} + 0.5V$			500	μA
I_{CC}	V_{CC} Active Current	$f = 5\text{MHz}, I_{OUT} = 0\text{mA}, /CE = V_{IL}$			10	mA
V_{IL}	Input Low Voltage			-0.6	0.8	V
V_{IH}	Input High Voltage			2.0	$V_{CC} + 0.5$	V
V_{OL}	Output Low Voltage	$I_{OL} = 2.1 \text{ mA}$			0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -400 \mu A$		2.4		V

Notes:

- V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .
- V_{PP} may be connected directly to V_{CC} except during programming. The supply current would then be the sum of I_{CC} and I_{PP} .

AC Waveforms for Read Operation ⁽¹⁾

Notes:

- $\overline{OE/VPP}$ may be delayed up to $t_{CE} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{CE} .
- $\overline{OE/VPP}$ may be delayed up to $t_{ACC} - t_{OE}$ after the address is valid without impact on t_{ACC} .
- This parameter is only sampled and is not 100% tested.
- Output float is defined as the point when data is no longer driven.

DC Programming Characteristics
 $T_A = 25 \pm 5$, $V_{CC} = 5.5 \pm 0.5V$, $V_{PP} = 12 \pm 0.5V$

Symbol	Parameter	Test Conditions	Limits		Units
			Min	Max	
I_{LI}	Input Load Current	$I_{IN} = V_{IL}, V_{IH}$		± 10	μA
V_{IL}	Input Low Level		-0.6	0.8	V
V_{IH}	Input High Level		2.0	$V_{CC} + 1$	V
V_{OL}	Output Low Voltage	$I_{OL} = 2.1 \text{ mA}$		0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -400 \mu A$	2.4		V
I_{CC2}	Vcc Supply Current (Program and Verify)			40	mA
I_{PP2}	/OE/VPP Current	/CE = V_{IL}		20	mA
V_{ID}	A9 Product Identification Voltage		11.0	12.5	V

AC Characteristics for Read Operation

Symbol	Parameter	condition	ICE27C512		Units
			-70		
			Min	Max	
$t_{ACC}^{(3)}$	Address to Output Delay	/CE=/OE/VPP= V_{IL}		70	ns
$t_{CE}^{(2)}$	/CE to Output Delay	/OE/VPP= V_{IL}		70	ns
$t_{OE}^{(2)(3)}$	/OE/Vpp to Output Delay	/CE= V_{IL}		30	ns
$t_{DF}^{(4)(5)}$	/OE/VPP or /CE Hight to Output Float, whichever occurred first			25	ns
t_{OH}	Output Hold from Address,/CE or /OE/VPP whichever occurred first		7		ns

Notes:2,3,4,5. -see AC Waveforms for Read Operation.

AC Programming Characteristics

$T_A = 25 \pm 5$, $V_{CC} = 5.5 \pm 0.5V$, $V_{PP} = 12.0 \pm 0.5V$

Symbol	Parameter	Test Conditions	Limits		Units
			Min	Max	
t_{AS}	Address Setup Time	Input Rise and Fall Times (10% to 90%) 20ns	2		μs
$t_{OE\overline{H}}$	\overline{OE}/V_{PP} Hold Time		2		μs
t_{OES}	\overline{OE}/V_{PP} Setup Time		2		μs
t_{DS}	Data Setup Time		2		μs
t_{AH}	Address Hold Time	Input Pulse Levels 0.45V to 2.4V	0		μs
t_{DH}	Data Hold Time		2		μs
t_{DFP}	\overline{OE}/V_{PP} High to Output Float Delay ⁽²⁾		0	130	ns
t_{VCS}	Vcc Setup Time	Input Timing Reference Level 0.8V to 2.0V	2		μs
t_{PW}	\overline{CE} Program Pulse Width ⁽³⁾		95	105	μs
t_{DV}	Data Valid from \overline{CE}	Output Timing Reference Level 0.8V to 2.0V		150	ns
t_{PRT}	V_{PP} Pulse Rise Time During Programming		50		ns
t_{VR}	\overline{OE}/V_{PP} Recover time		2		μs

Notes: 1. Vcc must be applied simultaneously or before \overline{OE}/V_{PP} and removed simultaneously or after \overline{OE}/V_{PP}

2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven – see timing diagram.

3. Program Pulse width tolerance is $100 \mu sec \pm 5\%$.


Product Identification Code

Codes	Pins										Hex Data
	A1	A0	O7	O6	O5	O4	O3	O2	O1	O0	
Continue Code 1	0	0	0	1	1	1	1	1	1	1	7F
Continue Code 2	0	1	0	1	1	1	1	1	1	1	7F
Manufacturer	1	0	0	1	0	1	1	1	1	0	5E
Device Type	1	1	1	1	0	0	0	0	0	0	C0

Rapid Programming Algorithm


A $100 \mu s$ \overline{CE} pulse width is used to program. The address is set to the first location. Vcc is raised to 6.0V and \overline{OE}/V_{PP} is raised to 12.5V. Each address is first programmed with one $100 \mu s$ \overline{CE} pulse without verification. Then a verification reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive $100 \mu s$ pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. All bytes are read again and compared with the original data to determine if the device passes or fails.

Fast Programming Flowchart




Packaging Information


32P, 32-Lead, Plastic J-Leaded Chip Carrier (PLCC)
 Dimensions in Inches and (Millimeters)
 JEDEC STANDARD MS-016 AE



32D, 32-Lead, 0.600" wide, Plastic Dual Inline Package (PDIP)
 Dimensions in Inches and (Millimeters)



32T, 32-Lead, Plastic Thin Small Outline Package (TSOP)
 Dimensions in Millimeters and (Inches)*
 JEDEC OUTLINE MO- 141 BD



PRODUCTION ORDERING INFORMATION

Example

ICE37C512 - XX XX

