

CD4011B, CD4012B, CD4023B Types

CMOS NAND GATES

High-Voltage Types (20-Volt Rating)

Quad 2 Input — CD4011B

Dual 4 Input — CD4012B

Triple 3 Input — CD4023B

■ CD4011B, CD4012B, and CD4023B NAND gates provide the system designer with direct implementation of the NAND function and supplement the existing family of CMOS gates. All inputs and outputs are buffered.

The CD4011B, CD4012B, and CD4023B types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

Features:



- Propagation delay time = 60 ns (typ.) at $C_L = 50 \text{ pF}$, $V_{DD} = 10 \text{ V}$
- Buffered inputs and outputs
- Standardized symmetrical output characteristics
- Maximum input current of $1 \mu\text{A}$ at 18 V over full package temperature range; 100nA at 18 V and 25°C
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Noise margin (over full package temperature range):

1 V at $V_{DD} = 5 \text{ V}$

2 V at $V_{DD} = 10 \text{ V}$

2.5 V at $V_{DD} = 15 \text{ V}$

- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"



MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})

Voltages referenced to V_{SS} Terminal) -0.5V to +20V

INPUT VOLTAGE RANGE, ALL INPUTS -0.5V to V_{DD} +0.5V

DC INPUT CURRENT, ANY ONE INPUT $\pm 10\text{mA}$

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -55^\circ\text{C}$ to $+100^\circ\text{C}$ 500mW

For $T_A = +100^\circ\text{C}$ to $+125^\circ\text{C}$ Derate Linearity at $12\text{mW}/^\circ\text{C}$ to 200mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE (All Package Types)}$ 100mW

OPERATING-TEMPERATURE RANGE (T_A) -55°C to +125°C

STORAGE TEMPERATURE RANGE (T_{stg}) -65°C to +150°C

LEAD TEMPERATURE (DURING SOLDERING):




At distance $1/16 \pm 1/32$ inch ($1.59 \pm 0.79\text{mm}$) from case for 10s max +265°C

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A = \text{Full Package Temperature Range}$)	3	18	V


TERMINAL ASSIGNMENTS



CD4011B

CD4012B

CD4023B



CD4011B, CD4012B, CD4023B Types

STATIC ELECTRICAL CHARACTERISTICS*

CHARACTERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							UNITS	
	V_O (V)	V_{IN} (V)	V_{DD} (V)	+25				Min.	Typ.	Max.		
				-55	-40	+85	+125					
Quiescent Device Current, I_{DD} Max.	-	0.5	5	0.25	0.25	7.5	7.5	-	0.01	0.25	μA	
	-	0.10	10	0.5	0.5	15	15	-	0.01	0.5		
	-	0.15	15	1	1	30	30	-	0.01	1		
	-	0.20	20	5	5	150	150	-	0.02	5		
Output Low (Sink) Current I_{OL} Min.	0.4	0.5	5	0.64	0.61	0.42	0.36	0.51	1	-	mA	
	0.5	0.10	10	1.6	1.5	1.1	0.9	1.3	2.6	-		
	1.5	0.15	15	4.2	4	2.8	2.4	3.4	6.8	-		
Output High (Source) Current I_{OH} Min.	4.6	0.5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA	
	2.5	0.5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-		
	9.5	0.10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-		
Output Voltage: Low-Level, V_{OL} Max.	4.6	0.15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	V	
	-	0.5	5	0.05				-	0	0.05		
	-	0.10	10	0.05				-	0	0.05		
Output Voltage: High-Level, V_{OH} Min.	-	0.15	15	0.05				-	0	0.05	V	
	-	0.5	5	4.95				4.95	5	-		
	-	0.10	10	9.95				9.95	10	-		
Input Low Voltage, V_{IL} Max.	-	0.15	15	14.95				14.95	15	-	V	
	4.5	-	5	1.5				-	-	1.5		
	9	-	10	3				-	-	3		
Input High Voltage, V_{IH} Min.	4.5	-	5	3.5				3.5	-	-	V	
	1.9	-	10	7				7	-	-		
	1.5, 13.5	-	15	11				11	-	-		
Input Current I_{IN} Max.		0.18	18	± 0.1	± 0.1	± 1	± 1	-	$\pm 10^{-5}$	± 0.1	μA	




Fig. 1 — Typical voltage transfer characteristics.




Fig. 2 — Typical power dissipation characteristics.




Fig. 3 — Typical output low (sink) current characteristics.




Fig. 4 — Minimum output low (sink) current characteristics.




Fig. 5 — Typical output high (source) current characteristics.





Fig. 6 — Minimum output high (source) current characteristics.


CD4011B, CD4012B, CD4023B Types



* ALL INPUTS ARE PROTECTED BY CMOS PROTECTION NETWORK

I OF 4 GATES (NUMBERS IN PARENTHESES ARE TERMINAL NUMBERS FOR OTHER GATES)


Fig.7 – Schematic and logic diagrams for CD4011B.



* ALL INPUTS ARE PROTECTED BY CMOS PROTECTION NETWORK

92CM-28926

Fig.8 – Schematic and logic diagrams for CD4012B.



I OF 3 GATES (NUMBERS IN PARENTHESES ARE TERMINAL NUMBERS FOR OTHER GATES)

Fig.9 – Schematic and logic diagrams for CD4023B.

DYNAMIC ELECTRICAL CHARACTERISTICS

At $T_A = 25^\circ\text{C}$; Input $t_r, t_f = 20\text{ ns}$, $C_L = 50\text{ pF}$, $R_L = 200\text{ k}\Omega$

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS	
		V _{DD} VOLTS	TYP.	MAX.	
Propagation Delay Time, t_{PHL}, t_{PLH}		5 10 15	125 60 45	250 120 90	ns
Transition Time, t_{THL}, t_{TLH}		5 10 15	100 50 40	200 100 80	ns
Input Capacitance, C_{IN}	Any Input	5	7.5	pF	




Fig.10 – Typical propagation delay time per gate as a function of load capacitance.




Fig.11 – Typical transition time as a function of load capacitance.

CD4011B, CD4012B, CD4023B Types




Fig. 12 – Quiescent-device-current test circuit.




Fig. 13 – Input-voltage test circuit.






Fig. 14 – Input-current test circuit.


Chip Dimensions and Pad Layouts



CD4011BH



CD4012BH



CD4023BH

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).