

MOSFET N-CHANNEL ENHANCEMENT SWITCHING TRANSISTOR

Symmetrical insulated-gate silicon MOS field-effect transistor of the N-channel enhancement mode type. The transistor is sealed in a SOT143 envelope and features a low ON resistance and low capacitances. The transistor is protected against excessive input voltages by integrated back-to-back diodes between gate and substrate.

Applications:

- analog and/or digital switch
- switch driver

QUICK REFERENCE DATA


Drain-source voltage	V_{DS}	max.	10 V
Source-drain voltage	V_{SD}	max.	10 V
Drain-substrate voltage	V_{DB}	max.	15 V
Source-substrate voltage	V_{SB}	max.	15 V
Drain current (DC)	I_D	max.	50 mA
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	P_{tot}	max.	230 mW
Gate-source threshold voltage $V_{DS} = V_{GS}; V_{SB} = 0;$ $I_D = 1\text{ }\mu\text{A}$	$V_{GS(th)}$	$>$ $<$	0.1 V 2.0 V
Drain-source ON-resistance $V_{GS} = 10\text{ V}; V_{SB} = 0; I_D = 0.1\text{ mA}$	$R_{DS(on)}$	$<$	45 Ω
Feed-back capacitance $V_{GS} = V_{BS} = -15\text{ V};$ $V_{DS} = 10\text{ V}; f = 1\text{ MHz}$	C_{rss}	typ.	0.6 pF

MECHANICAL DATA

SOT143 (see Fig. 1).

See also *Soldering recommendations*.

Fig. 1 SOT143.



Note: Drain and source are interchangeable.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	V_{DS}	max.	10 V
Source-drain voltage	V_{SD}	max.	10 V
Drain-substrate voltage	V_{DB}	max.	15 V
Source-substrate voltage	V_{SB}	max.	15 V
Drain current (DC)	I_D	max.	50 mA
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}^*$	P_{tot}	max.	230 mW
Storage temperature range	T_{stg}		-65 to $+150\text{ }^{\circ}\text{C}$
Junction temperature	T_j	max.	$125\text{ }^{\circ}\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air*	$R_{th\ j-a}$	=	430 K/W
---------------------------------------	---------------	---	---------

CHARACTERISTICS

$T_{amb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

Drain-source breakdown voltage $V_{GS} = V_{BS} = -5\text{ V}; I_D = 10\text{ nA}$	$V_{(BR)DSX}$	>	10 V
Source-drain breakdown voltage $V_{GD} = V_{BD} = -5\text{ V}; I_D = 10\text{ nA}$	$V_{(BR)SDX}$	>	10 V
Drain-substrate breakdown voltage $V_{GB} = 0; I_D = 10\text{ nA};$ open source	$V_{(BR)DBO}$	>	15 V
Source-substrate breakdown voltage $V_{GB} = 0; I_D = 10\text{ nA};$ open drain	$V_{(BR)SBO}$	>	15 V
Drain-source leakage current $V_{GS} = V_{BS} = -2\text{ V}; V_{DS} = 6.6\text{ V}$	I_{DSoff}	<	10 nA

* Device mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

Source-drain leakage current

$$V_{GD} = V_{BD} = -2 \text{ V}; V_{SD} = 6,6 \text{ V}$$

$$I_{SDoff} < 10 \text{ nA}$$

Forward transconductance at $f = 1 \text{ kHz}$

$$V_{DS} = 10 \text{ V}; V_{SB} = 0; I_D = 20 \text{ mA}$$

$$g_{fs} > 10 \text{ mS}$$

$$\text{typ. } 15 \text{ mS}$$

Gate-source threshold voltage

$$V_{DS} = V_{GS}; V_{SB} = 0; I_D = 1 \mu\text{A}$$

$$V_{GS(th)} > 0,1 \text{ V}$$

$$< 2,0 \text{ V}$$

Drain-source ON-resistance

$$I_D = 0,1 \text{ mA};$$

$$V_{GS} = 5 \text{ V}; V_{SB} = 0$$

$$R_{DSon} < 70 \Omega$$

$$V_{GS} = 10 \text{ V}; V_{SB} = 0$$

$$R_{DSon} < 45 \Omega$$

$$V_{GS} = 3,2 \text{ V}; V_{SB} = 6,8 \text{ V (see Fig. 4)}$$

$$R_{DSon} \text{ typ. } 80 \Omega$$

$$< 120 \Omega$$

Gate-substrate zener voltages

$$V_{DB} = V_{SB} = 0; -I_G = 10 \mu\text{A}$$

$$V_{Z(1)} > 12,5 \text{ V}$$

$$V_{DB} = V_{SB} = 0; +I_G = 10 \mu\text{A}$$

$$V_{Z(2)} > 12,5 \text{ V}$$

Capacitances at $f = 1 \text{ MHz}$

$$V_{GS} = V_{BS} = -15 \text{ V}; V_{DS} = 10 \text{ V}$$

Feed-back capacitance

$$C_{rss} \text{ typ. } 0,6 \text{ pF}$$

Input capacitance

$$C_{iss} \text{ typ. } 1,5 \text{ pF}$$

Output capacitance

$$C_{oss} \text{ typ. } 1,0 \text{ pF}$$

Switching times (see Fig. 2)

$$V_{DD} = 10 \text{ V}; V_i = 5 \text{ V}$$

$$t_{on} \text{ typ. } 1,0 \text{ ns}$$

$$t_{off} \text{ typ. } 5,0 \text{ ns}$$

Pulse generator:

$$R_i = 50 \Omega$$

$$t_r < 0,5 \text{ ns}$$

$$t_f < 1,0 \text{ ns}$$

$$t_p = 20 \text{ ns}$$

$$\delta < 0,01$$










Fig. 2 Switching times test circuit and input and output waveforms.

Fig. 3 $V_{SB} = 0$; typical values.Fig. 4 $V_{SB} = 6.8$ V; typical values.Fig. 5 $V_{DS} = 10$ V; $V_{SB} = 0$; typical values.Fig. 6 $V_{DS} = V_{GS} = V_{GS(th)}$.Fig. 7 $V_{SB} = 0$; typical values.

Conditions for Figs 3, 4, 5, 6 and 7:
 $T_j = 25$ °C.