

N-channel vertical D-MOS transistor**BS170****DESCRIPTION**

N-channel enhancement mode vertical D-MOS transistor in TO-92 variant envelope and intended for use in relay, high-speed and line-transformer drivers.

QUICK REFERENCE DATA**FEATURES**

- Very low $R_{DS(on)}$.
- Direct interface to C-MOS, TTL, etc.
- High-speed switching.
- No secondary breakdown.


Drain-source voltage	V_{DS}	max.	60 V
Gate-source voltage	V_{GS}	max.	15 V
Drain current (DC)	I_D	max.	500 mA
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$	P_{tot}	max.	830 mW
Junction temperature	T_j	max.	150 °C
Drain-source ON-resistance $V_{GS} = 10 \text{ V}; I_D = 200 \text{ mA}$	$R_{DS(on)}$	max.	5 Ω

PINNING - TO-92 VARIANT

1 = source

2 = gate

3 = drain

PIN CONFIGURATION

Note: Various pin configurations available.

Fig.1 Simplified outline and symbol.

N-channel vertical D-MOS transistor

BS170

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	V_{DS}	max.	60 V
Drain-gate voltage	V_{DG}	max.	60 V
Gate-source voltage	V_{GS}	max.	15 V
Drain current (DC) at $T_c = 25^\circ\text{C}$	I_D	max.	500 mA
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$	P_{tot}	max.	830 mW
Storage temperature range	T_{stg}		-55 to +150 °C
Junction temperature	T_j	max.	150 °C

THERMAL RESISTANCE

From junction to ambient	$R_{th j-a}$	=	150 K/W
--------------------------	--------------	---	---------

CHARACTERISTICS $T_j = 25^\circ\text{C}$ unless otherwise specified

Drain-source breakdown voltage $V_{GS} = 0$; $I_D = 100 \mu\text{A}$	$V_{(BR)DS}$	min. typ.	60 V 90 V
Gate threshold voltage $V_{GS} = V_{DS}; I_D = 1 \text{ mA}$	$V_{GS(th)}$	min. max.	0.8 V 3.0 V
Gate-source leakage current $V_{GS} = 15 \text{ V}; V_{DS} = 0$	I_{GSoff}	max.	10 nA
Drain cut-off current $V_{DS} = 25 \text{ V}; V_{GS} = 0$	I_{DSS}	max.	0.5 μA
Drain-source ON-resistance (note 1) $V_{GS} = 10 \text{ V}; I_D = 200 \text{ mA}$	$R_{DS(on)}$	typ. max.	2.5 Ω 5.0 Ω
Forward transconductance (note 1) $V_{DS} = 10 \text{ V}; I_D = 200 \text{ mA}; f = 1 \text{ kHz}$	g_{fs}	typ.	200 mS
Capacitances at $f = 1 \text{ MHz}$ $V_{DS} = 10 \text{ V}; V_{GS} = 0$	C_{iss}	typ. max.	25 pF 40 pF
	C_{os}	typ. max.	22 pF 30 pF
	C_{rs}	typ. max.	6 pF 10 pF
Switching times at $I_D = 200 \text{ mA}$ $I_D = 200 \text{ mA}; V_{DS} = 50 \text{ V};$	t_{on}	typ. max.	4 ns 10 ns
$V_{GS} = 0 \text{ to } 10 \text{ V}$	t_{off}	typ. max.	4 ns 10 ns

N-channel vertical D-MOS transistor

BS170

Note

1. $t_p = 80 \mu\text{s}$; $\delta = 0,01$.




Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.


N-channel vertical D-MOS transistor

BS170

PACKAGE OUTLINE

Plastic single-ended leaded (through hole) package; 3 leads (on-circle)

SOT54 variant



DIMENSIONS (mm are the original dimensions)

UNIT	A	b	b_1	c	D	d	E	e	e_1	L	$L_1^{(1)}$ max	L_2 max
mm	5.2	0.48	0.66	0.45	4.8	1.7	4.2	1.4	2.54	1.27	14.5	2.5
	5.0	0.40	0.56	0.40	4.4	3.6	3.6				12.7	2.5

Notes

1. Terminal dimensions within this zone are uncontrolled to allow for flow of plastic and terminal irregularities.

OUTLINE VERSION	REFERENCES					EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ				
SOT54 variant		TO-92	SC-43				97-04-14