# Octal, 13-Bit Voltage-Output DAC with Parallel Interface 

General Description

The MAX5270 contains eight 13-bit, voltage-output digi-tal-to-analog converters (DACs). On-chip precision output amplifiers provide the voltage outputs. The device operates from $+12 \mathrm{~V} /-12 \mathrm{~V}$ supplies. Its output voltage swing ranges from OV to -8.192 V and is achieved with no external components. The MAX5270 has three pairs of differential reference inputs; two of these pairs are connected to two DACs each, and a third pair is connected to four DACs. The references are independently controlled, providing different full-scale output voltages to the respective DACs. The MAX5270 operates within the following voltage ranges: $\mathrm{VDD}=+11.4 \mathrm{~V}$ to +12.6 V , $\mathrm{V} S \mathrm{~S}=-11.4 \mathrm{~V}$ to -12.6 V , and $\mathrm{V} C \mathrm{C}=+4.75 \mathrm{~V}$ to +5.25 V .

The MAX5270 features double-buffered interface logic with a 13-bit parallel data bus. Each DAC has an input latch and a DAC latch. Data in the DAC latch sets the output voltage. The eight input latches are addressed with three address lines. Data is loaded to the input latch with a single write instruction. An asynchronous load input ( $\overline{\mathrm{LD}}$ ) transfers data from the input latch to the DAC latch. The $\overline{\mathrm{LD}}$ input controls all DACs; therefore, all DACs can be updated simultaneously by asserting the LD pin.
An asynchronous $\overline{C L R}$ input sets the output of all eight DACs to the respective DUTGND input of the op amp. Note that $\overline{C L R}$ is a CMOS input, which is powered by VDD. All other logic inputs are TTL/CMOS compatible.
The "A" grade of the MAX5270 has a maximum INL of $\pm 2$ LSBs, while the "B" grade has a maximum INL of $\pm 4$ LSBs. Both grades are available in 44-pin MQFP packages.
$\qquad$ Applications
Industrial Process Controls
Arbitrary Function Generators
Avionics Equipment
Minimum Component Count Analog Systems
Digital Offset/Gain Adjustment
SONET Applications
Automatic Test Equipment (ATE)

## Functional Diagram appears at end of data sheet.

| Features |
| :--- |
| Full 13-Bit Performance Without Adjustments |
| 8 DACs in a Single Package |
| Buffered Voltage Outputs |
| Voltage Swing Between 0V and 8.192V |

- Drives up to 10,000pF Capacitive Load
- Low Output Glitch: 30mV
- Low Power Consumption: 10mA (typ)
- Small Package: 44-Pin MQFP
- Double-Buffered Digital Inputs
- Asynchronous Load Updates All DACs Simultaneously
- Asynchronous CLR Forces All DACs to DUTGND Potential

Ordering Information

| PART | TEMP. RANGE | PIN- <br> PACKAGE | INL <br> (LSB) |
| :---: | :---: | :--- | :---: |
| MAX5270ACMH | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 44 MQFP | $\pm 2$ |
| MAX5270BCMH | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 44 MQFP | $\pm 4$ |
| MAX5270AEMH | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 44 MQFP | $\pm 2$ |
| MAX5270BEMH | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 44 MQFP | $\pm 4$ |

Pin Configuration


## Octal, 13-Bit Voltage-Output DAC with Parallel Interface

## ABSOLUTE MAXIMUM RATINGS



OUT_ Short-Circuit Duration to VDD, VSS, and GND ............... 1s
Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )
44-Pin MQFP (derate $11.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )........ 870 mW Operating Temperature Ranges
MAX5270_CMH ................................................... $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
MAX5270_EMH.............................. $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Junction Temperature.......................................... $150^{\circ} \mathrm{C}$
Storage Temperature Range.................... $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
ead Temperature (soldering, 10s).......................... $+300^{\circ} \mathrm{C}$

MAX5270_EMH............................................... $40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Junction Temperature .................................................... $+150^{\circ} \mathrm{C}$
Storage Temperature Range ............................ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) ............................... $+300^{\circ} \mathrm{C}$


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

 $C_{L}=50 \mathrm{pF}, \mathrm{T}_{A}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE (ANALOG SECTION) |  |  |  |  |  |  |
| Resolution | N |  | 13 |  |  | Bits |
| Relative Accuracy | INL | MAX5270A |  |  | $\pm 2$ | LSB |
|  |  | MAX5270B |  |  | $\pm 4$ |  |
| Differential Nonlinearity | DNL | Guaranteed monotonic |  |  | $\pm 1$ | LSB |
| Zero-Scale Error | ZSE |  |  | $\pm 2$ | $\pm 4$ | LSB |
| Full-Scale Error | FSE |  |  | $\pm 4$ | $\pm 8$ | LSB |
| Gain Error |  |  |  | $\pm 2$ | $\pm 5$ | LSB |
| Gain Temperature Coefficient |  | (Note 1) |  | 0.15 | 20 | $\begin{gathered} \mathrm{ppm} \\ \text { FSR/ }{ }^{\circ} \mathrm{C} \end{gathered}$ |
| DC Crosstalk |  | (Note 1) |  | 14 | 75 | $\mu \mathrm{V}$ |
| REFERENCE INPUTS |  |  |  |  |  |  |
| Input Resistance |  |  | 1 |  |  | $\mathrm{M} \Omega$ |
| Input Current |  |  |  | $\pm 1$ | $\pm 10$ | $\mu \mathrm{A}$ |
| REF_ _ _ + Input |  |  | 2 |  | 4.5 | V |
| REF_---- Input |  | REF_--- tied to AGND externally |  | 0 |  | V |
| $\begin{aligned} & \text { (REF }_{----^{+}} \text {) - (REF_ -- --) } \\ & \text { Range } \end{aligned}$ |  |  | 2 |  | 4.5 | V |
| ANALOG OUTPUTS |  |  |  |  |  |  |
| Maximum Output Voltage |  |  | 9 | VDD-2 |  | V |
| Minimum Output Voltage |  |  |  | 0 |  | V |
| Resistive Load to GND |  |  | 5 |  |  | k $\Omega$ |
| Capacitive Load to GND |  | (Note 2) |  |  | 10,000 | pF |
| DC Output Impedance |  | (Note 1) |  |  | 0.5 | $\Omega$ |

## Octal, 13-Bit Voltage-Output DAC with Parallel Interface

## ELECTRICAL CHARACTERISTICS (continued)

 $C_{L}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\overline{\mathrm{T}}_{\mathrm{A}}=+{ }^{-} 5^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DUTGND_ _ CHARACTERISTICS |  |  |  |  |  |  |
| Input Impedance per DAC |  |  | 40 | 84 |  | k $\Omega$ |
| Input Current per DAC |  | (Note 1) | -165 |  | 100 | $\mu \mathrm{A}$ |
| Input Range |  |  | -2 |  | 2 | V |
| DIGITAL INPUTS |  |  |  |  |  |  |
| Input Voltage High | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.4 |  |  | V |
| Input Voltage Low | VIL |  |  |  | 0.8 | V |
| Input Capacitance | CIN | (Note 1) |  |  | 10 | pF |
| Input Current | IIN | $\mathrm{VIN}=0$ or V CC | -1 |  | 1 | $\mu \mathrm{A}$ |
| POWER SUPPLIES |  |  |  |  |  |  |
| VDD Analog Power-Supply Range | VDD |  | 11.4 |  | 12.6 | V |
| VSS Analog Power-Supply Range | VSS |  | -11.4 |  | -12.6 | V |
| Digital Power Supply | VCC |  | 4.75 | 5 | 5.25 | V |
| Positive Supply Current | IDD | (Note 3) |  | 10 | 13 | mA |
| Negative Supply Current | Iss | (Note 4) |  | 10 | 13 | mA |
| Digital Supply Current | Icc | (Note 3) |  |  | 0.5 | mA |
|  |  | (Note 4) |  |  | 5 |  |
| PSRR, $\Delta \mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {DD }}$ |  | $\mathrm{V}_{\mathrm{DD}}=14 \mathrm{~V} \pm 5 \%$ |  | 94 |  | dB |
| PSRR, $\Delta$ Vout / $\Delta V_{\text {SS }}$ |  | $\mathrm{VSS}=-9 \mathrm{~V} \pm 5 \%$ |  | 98 |  | dB |

## INTERFACE TIMING CHARACTERISTICS

 Figure 2, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { CS }}$ Pulse Width Low | t1 |  | 50 |  |  | ns |
| $\overline{\text { WR Pulse Width Low }}$ | t2 |  | 50 |  |  | ns |
|  | t3 |  | 50 |  |  | ns |
| $\overline{\overline{C S}}$ Low to $\overline{\mathrm{WR}}$ Low | t4 |  | 0 |  |  | ns |
| $\overline{\mathrm{CS}}$ High to $\overline{\mathrm{WR}}$ High | t5 |  | 0 |  |  | ns |
| Data Valid to $\overline{\text { WR Setup }}$ | t6 |  | 50 |  |  | ns |
| Data Valid to $\overline{\text { WR }}$ Hold | ${ }^{1} 7$ |  | 0 |  |  | ns |
| Address Valid to $\overline{\text { WR }}$ Setup | t8 |  | 15 |  |  | ns |
| Address Valid to $\overline{\text { WR }}$ Hold | t9 |  | 0 |  |  | ns |

## Octal, 13-Bit Voltage-Output DAC with Parallel Interface

## DYNAMIC CHARACTERISTICS

 $C_{L}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP |
| :--- | :--- | :--- | :--- | :---: |
| Output Settling Time |  | To $\pm 1 / 2 L S B$ of full scale | 22 |  |
| Output Slew Rate |  |  | 1 | $\mu \mathrm{~s}$ |
| Digital Feedthrough |  | $($ Note 5) | 3 | $\mathrm{~V} / \mathrm{\mu s}$ |
| Digital Crosstalk | (Note 6) | 3 | nVs |  |
| Digital-to-Analog Glitch Impulse |  |  | 120 | nVs |
| DAC-to-DAC Crosstalk |  |  | 3 | nVs |
| Channel-to-Channel Isolation |  |  | 100 | nVs |
| Output Noise Spectral Density |  | At $f=1 \mathrm{kHz}$ | 120 | dB |

Note 1: Guaranteed by design. Not production tested.
Note 2: Guaranteed by design when $220 \Omega$ resistor is in series with $C_{L}=10,000 \mathrm{pF}$. Note 3: All digital inputs (D_, A_, $\overline{W R}, \overline{C S}, \overline{\mathrm{LD}}$, and $\overline{\mathrm{CLR}}$ ) at GND or Vcc potential.
Note 4: All digital inputs ( $\mathrm{D}_{-}, \mathrm{A}_{-}, \overline{\mathrm{WR}}, \overline{\mathrm{CS}}, \overline{\mathrm{LD}}$, and $\overline{\mathrm{CLR}}$ ) at +0.8 V or +2.4 V .
Note 5: All data inputs ( $D 0$ to D 12 ) transition from $G N D$ to $\mathrm{V}_{\mathrm{CC}}$, with $\overline{\mathrm{WR}}=\mathrm{V}_{\mathrm{CC}}$.
Note 6: All digital inputs ( $\mathrm{D}_{-}, \mathrm{A}_{-}, \overline{\mathrm{WR}}, \overline{\mathrm{CS}}, \overline{\mathrm{LD}}$, and $\overline{\mathrm{CLR}}$ ) at +0.8 V or +2.4 V .

Typical Operating Characteristics
 wise noted.)


# Octal, 13-Bit Voltage-Output DAC with Parallel Interface 

Typical Operating Characteristics (continued)
 wise noted.)




IDD AND Iss
vs. TEMPERATURE (UNLOADED)


SETTLING TIME vs. CAPACITIVE LOAD


NEGATIVE SETTLING TIME


DIGITAL SUPPLY CURRENT vs. TEMPERATURE


LARGE-SIGNAL STEP RESPONSE


NOISE VOLTAGE DENSITY
vs. FREQUENCY


## Octal, 13-Bit Voltage-Output DAC with Parallel Interface

Typical Operating Characteristics (continued)
$\left(V_{D D}=+12 \mathrm{~V}, V_{S S}=-12 \mathrm{~V}, V_{C C}=+5 \mathrm{~V}, V_{G N D}=V_{D U T G N D}=1\right.$
 wise noted.)





FULL-SCALE ERROR vs. VREF $^{\left(V_{R E F}+\right.}$ - VREF- )


ZERO-SCALE ERROR
vs. VREF $^{\left(V_{R E F}^{+}\right.} \boldsymbol{-}$ VREF-)


INTEGRAL NONLINEARITY
(MAX, MIN) vs. VREF (VREF+ - VREF-)


## Octal, 13-Bit Voltage-Output DAC with Parallel Interface

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | DUTGNDAB | Device Sense Ground Input for OUTA and OUTB. In normal operation, OUTA and OUTB are referenced to DUTGNDAB. When $\overline{\mathrm{CLR}}$ is low, OUTA and OUTB are forced to the potential on DUTGNDAB. |
| 2 | OUTA | DAC A Buffered Output Voltage |
| 3 | REFAB- | Negative Reference Input for DACs A and B. It is externally tied to AGND. |
| 4 | REFAB+ | Positive Reference Input for DACs A and B |
| 5,38 | VDD | Positive Analog Power Supply. Normally set to +14 V . Connect both pins to the supply voltage. See Grounding and Bypassing section for bypass requirements. |
| 6,29 | VSS | Negative Analog Power Supply. Normally set to -9V. Connect both pins to the supply voltage. See Grounding and Bypassing section for bypass requirements. |
| 7 | $\overline{\mathrm{LD}}$ | Load Input. Drive this asynchronous input low to transfer the contents of the input latches to their respective DAC latches. DAC latches are transparent when $\overline{\mathrm{LD}}$ is low and latched when $\overline{\mathrm{LD}}$ is high. |
| 8 | A2 | Address Bit 2 (MSB) |
| 9 | A1 | Address Bit 1 |
| 10 | AO | Address Bit 0 (LSB) |
| 11 | $\overline{\mathrm{CS}}$ | Chip Select. Active-low input. |
| 12 | $\overline{W R}$ | Write Input. Active-low strobe for conventional memory write sequence. Input data latches are transparent when $\overline{W R}$ and $\overline{\mathrm{CS}}$ are both low. $\overline{\mathrm{WR}}$ latches data into the DAC input latch selected by A2, A1, and AO on the rising edge of $\overline{\mathrm{CS}}$. |
| 13 | VCC | Digital Power Supply. Normally set to +5 V . See Grounding and Bypassing section for bypass requirements. |
| 14 | GND | Ground |
| 15-27 | D0-D12 | Data Bits 0-12. Offset binary coding. |
| 28 | $\overline{C L R}$ | Clear Input. Drive $\overline{\mathrm{CLR}}$ low to force all DAC outputs to the voltage on their respective DUTGND Does not affect the status of internal registers. All DACs return to their previous levels when $\overline{\mathrm{CLR}}$ goes high. |
| 30 | REFGH+ | Positive Reference Input for DACs G and H |
| 31 | REFGH- | Negative Reference Input for DACs G and H. It is externally tied to AGND. |

# Octal, 13-Bit Voltage-Output DAC <br> with Parallel Interface 

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 32 | OUTH | DAC H Buffered Output Voltage |
| 33 | DUTGNDGH | Device Sense Ground Input for OUTG and OUTH. In normal operation, OUTG and OUTH are referenced <br> to DUTGNDGH. When $\overline{\text { CLR is low, OUTG and OUTH are forced to the potential on DUTGNDGH. }}$ |
| 34 | OUTG | DAC G Buffered Output Voltage |
| 35 | OUTF | DAC F Buffered Output Voltage |
| 36 | DUTGNDEF | Device Sense Ground Input for OUTE and OUTF. In normal operation, OUTE and OUTF are referenced <br> to DUTGNDEF. When $\overline{\text { CLR is low, OUTE and OUTF are forced to the potential on DUTGNDEF. }}$ |
| 37 | OUTE | DAC E Buffered Output Voltage |
| 39 | REFCDEF+ | Positive Reference Input for DACs C, D, E, and F |
| 40 | REFCDEF- | Negative Reference Input for DACs C, D, E, and F. It is externally tied to AGND. |
| 41 | OUTD | DAC D Buffered Output Voltage |
| 42 | DUTGNDCD | Device Sense Ground Input for OUTC and OUTD. In normal operation, OUTC and OUTD are referenced <br> to DUTGNDCD. When $\overline{C L R}$ is low, OUTC and OUTD are forced to the potential on DUTGNDCD. |
| 43 | OUTC | DAC C Buffered Output Voltage |
| 44 | OUTB | DAC B Buffered Output Voltage |

# Octal, 13-Bit Voltage-Output DAC with Parallel Interface 



Figure 1. DAC Simplified Circuit


Detailed Description
Analog Section
The MAX5270 contains eight 13-bit voltage-output DACs. These DACs are "inverted" R-2R ladder networks that convert 13-bit digital inputs into equivalent analog output voltages, in proportion to the applied reference voltages (Figure 1). The MAX5270 has three positive reference inputs (REF $\qquad$ + ) and three negative reference inputs (REF _ _ _ $^{-}$). The difference from REF _ _ _ + to REF _ _ _--, multiplied by 2, sets the DAC output span.
In addition to the differential reference inputs, the MAX5270 has four analog-ground input pins (DUTGND__). When $\overline{C L R}$ is high (unasserted), the voltage on DUTGND_ _ offsets the DAC output voltage range. If $\overline{\mathrm{CLR}}$ is asserted, the output amplifier is forced to the voltage present on DUTGND_ _.

## Reference and DUTGND Inputs

All of the MAX5270's reference inputs are buffered with precision amplifiers. This allows the flexibility of using resistive dividers to set the reference voltages. Because of the relatively high multiplying bandwidth of the reference input ( 188 kHz ), any signal present on the reference pin within this bandwidth is replicated on the DAC output.
The DUTGND pins of the MAX5270 are connected to the negative source resistor (nominally $84 \mathrm{k} \Omega$ ) of the output amplifier. The DUTGND pins are typically connected directly to analog ground. Each of these pins has an input current that varies with the DAC digital code. If the DUTGND pins are driven by external circuitry, budget $\pm 200 \mu A$ per DAC for load current.

## Output Buffer Amplifiers

The MAX5270's voltage outputs are internally buffered by precision gain-of-two amplifiers with a typical slew rate of $1 \mathrm{~V} / \mu \mathrm{s}$. With a full-scale transition at its output, the typical settling time to $\pm 1 / 2$ LSB is $22 \mu \mathrm{~s}$. This settling time does not significantly vary with capacitive loads less than 10,000pF.

## Output Deglitching Circuit

The MAX5270's internal connection from the DAC ladder to the output amplifier contains special deglitch circuitry. This glitch/deglitch circuitry is enabled on the falling edge of $\overline{L D}$ to remove the glitch from the R-2R DAC. This enables the MAX5270 to exhibit a fraction of the glitch impulse energy of parts without the deglitching circuit.

Figure 2. Digital Timing Diagram

# Octal, 13-Bit Voltage-Output DAC with Parallel Interface 

## Digital Inputs and Interface Logic

All digital inputs are compatible with both TTL and CMOS logic. The MAX5270 interfaces with microprocessors using a data bus at least 13 bits wide. The interface is double buffered, allowing simultaneous updating of all DACs. There are two latches for each DAC (see Functional Diagram): an input latch that receives data from the data bus, and a DAC latch that receives data from the input latch. Address lines AO, A1, and A2 select which DAC's input latch receives data from the data bus, as shown in Table 1. Both the input latches and the DAC latches are transparent when $\overline{\mathrm{CS}}, \overline{\mathrm{WR}}$, and $\overline{\mathrm{LD}}$ are all low. Any change of D0-D12 during this condition appears at the output instantly. Transfer data from the input latches to the DAC latches by asserting the asynchronous $\overline{\mathrm{LD}}$ signal. Each DAC's analog output reflects the data held in its DAC latch. All control inputs are level triggered. Table 2 is an interface truth table.

## Table 1. MAX5270 DAC Addressing

| A2 | A1 | A0 | FUNCTION |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | DAC A input latch |
| 0 | 0 | 1 | DAC B input latch |
| 0 | 1 | 0 | DAC C input latch |
| 0 | 1 | 1 | DAC D input latch |
| 1 | 0 | 0 | DAC E input latch |
| 1 | 0 | 1 | DAC F input latch |
| 1 | 1 | 0 | DAC G input latch |
| 1 | 1 | 1 | DAC H input latch |

## Table 2. Interface Truth Table

| $\overline{\mathbf{C L R}}$ | $\overline{\mathbf{L D}}$ | $\overline{\mathbf{W R}}$ | $\overline{\mathbf{C S}}$ | FUNCTION |
| :---: | :---: | :---: | :---: | :--- |
| X | X | 0 | 0 | Input register transparent |
| $X$ | $X$ | $X$ | 1 | Input register latched |
| $X$ | $X$ | 1 | $X$ | Input register latched |
| $X$ | 0 | $X$ | $X$ | DAC register transparent |
| $X$ | 1 | $X$ | $X$ | DAC register latched |
| 0 | $X$ | $X$ | $X$ | Outputs of DACs at <br> DUTGND_- |
| 1 | 1 | $X$ | $X$ | Outputs of DACs set to volt- <br> age defined by the DAC <br> register, the references, <br> and the corresponding <br> DUTGNDD_- |

[^0]Input Write Cycle Data can be latched or transferred directly to the DAC. $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WR}}$ control the input latch, and $\overline{\mathrm{LD}}$ transfers information from the input latch to the DAC latch. The input latch is transparent when $\overline{\mathrm{CS}}$ and $\overline{W R}$ are low, and the DAC latch is transparent when $\overline{\mathrm{LD}}$ is low. The address lines (A0, A1, A2) must be valid for the duration that $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WR}}$ are low (Figure 2) to prevent data from being inadvertently written to the wrong DAC. Data is latched within the input latch when either $\overline{\mathrm{CS}}$ or $\overline{W R}$ is high.

## Loading the DACs

Taking $\overline{L D}$ high latches data into the DAC latches. If $\overline{L D}$ is brought low when $\overline{W R}$ and $\overline{C S}$ are low, the DAC addressed by $A 0, A 1$, and $A 2$ is directly controlled by the data on D0-D12. This allows the maximum digital update rate; however, it is sensitive to any glitches or skew in the input data stream.

Asynchronous Clear The MAX5270 has an asynchronous clear pin ( $\overline{\mathrm{CLR}})$ that, when asserted, sets all DAC outputs to the voltage present on their respective DUTGND pins. Deassert $\overline{C L R}$ to return the DAC output to its previous voltage. Note that $\overline{C L R}$ does not clear any of the internal digital registers.

## Applications Information

## Multiplying Operation

The MAX5270 can be used for multiplying applications. Its reference accepts both DC and AC signals. Since the reference inputs are unipolar, multiplying operation is limited to two quadrants. See the graphs in the Typical Operating Characteristics section for dynamic performance of the DACs and output buffers.

## Digital Code and Analog Output Voltage

The MAX5270 uses offset binary coding. A 13-bit two's complement code is converted to a 13-bit offset binary code by adding $2^{12}=4096$.

Output Voltage Range
For typical operation, connect DUTGND to signal ground, VREF+ to +4.096 V , and $\mathrm{V}_{\text {REF }}$ to OV. Table 3 shows the relationship between digital code and output voltage.
The DAC digital code controls each leg of the 13-bit R-2R ladder. A code of $0 \times 0$ connects all legs of the ladder to REF-, corresponding to a DAC output voltage (VDAC) equal to REF-. A code of $0 \times 1 F F F$ connects all legs of the ladder to REF+, corresponding to a VDAC approximately equal to REF+.

# Octal, 13-Bit Voltage-Output DAC with Parallel Interface 

## Table 3. Analog Voltage vs. Digital Code

| INPUT CODE | OUTPUT <br> VOLTAGE (V) |
| :---: | :---: |
| 1111111111111 | +8.191 |
| 1000000000000 | +4.096 |
| 0111111111111 | +4.095 |
| 0000000000001 | +0.001 |
| 0000000000000 | 0 |

Note: Output voltage is based on $R E F+=+4.5 \mathrm{~V}, R E F-=-2.0 \mathrm{~V}$, and DUTGND $=0$.

The output amplifier multiplies VDAC by 2, yielding an output voltage range of $2 \times$ REF- to $2 \times$ REF+ (Figure 1). Further manipulation of the output voltage span is accomplished by offsetting DUTGND. The output voltage of the MAX5270 is described by the following equation:

$$
\begin{aligned}
V_{\text {OUT }}= & 2\left[\left(V_{\text {REF }+}-V_{\text {REF }-}\right) \frac{\text { DATA }}{2^{13}}+V_{\text {REF }}\right] \\
& -V_{\text {OUTGND }}
\end{aligned}
$$

where DATA is the numeric value of the DAC's binary input code, and DATA ranges from $0\left(2^{0}\right)$ to 8191 (213-1). The resolution of the MAX5270, defined as 1 LSB , is described by the following equation:

$$
L S B=\frac{2(R E F+-R E F-)}{2^{13}}
$$

## Reference Selection

 Because the MAX5270 has precision buffers on its reference inputs, the requirements for interfacing to these inputs are minimal. Select a low-drift, low-noise reference within the recommended REF+ and REF- voltage ranges. The MAX5270 does not require bypass capacitors on its reference inputs. Add capacitors only if the reference voltage source requires them to meet system specifications.
## Minimizing Output Glitch

 The MAX5270's internal deglitch circuitry is enabled on the falling edge of $\overline{\mathrm{LD}}$. Therefore, to achieve optimum performance, drive $\overline{\mathrm{LD}}$ low after the inputs are either latched or steady state. This is best accomplished by having the falling edge of $\overline{\mathrm{LD}}$ occur at least 50 ns after the rising edge of $\overline{\mathrm{CS}}$.
## Power Supplies, Grounding, and Bypassing

For optimum performance, use a multilayer PC board with an unbroken analog ground. For normal operation, connect the four DUTGND pins directly to the ground plane. Avoid sharing the connections of these sensitive pins with other ground traces.
As with any sensitive data-acquisition system, connect the digital and analog ground planes together at a single point, preferably directly underneath the MAX5270. Avoid routing digital signals underneath the MAX5270 to minimize their coupling into the IC.
For normal operation, bypass $V_{D D}$ and $V_{S S}$ with $0.1 \mu \mathrm{~F}$ ceramic chip capacitors to the analog ground plane. To enhance transient response and capacitive drive capability, add $10 \mu \mathrm{~F}$ tantalum capacitors in parallel with the ceramic capacitors. Note, however, that the MAX5270 does not require the additional capacitance for stability. Bypass VCC with a $0.1 \mu \mathrm{~F}$ ceramic chip capacitor to the digital ground plane.

Power-Supply Sequencing
To guarantee proper operation of the MAX5270, ensure that power is applied to $V_{D D}$ before $V_{S S}$ and $V_{C C}$. Also ensure that VSS is never more than 300 mV above ground. To prevent this situation, connect a Schottky diode between VSS and the analog ground plane, as shown in Figure 3. Do not power up the logic input pins before establishing the supply voltages. If this is not possible and the digital lines can drive more than 10 mA , place current-limiting resistors (e.g., 470 $\Omega$ ) in series with the logic pins.


Figure 3. Schottky Diode Between VSS and GND

## Octal, 13-Bit Voltage-Output DAC with Parallel Interface



## Octal, 13-Bit Voltage-Output DAC with Parallel Interface

Driving Capacitive Loads
The MAX5270 typically drives capacitive loads up to $0.01 \mu \mathrm{~F}$ without a series output resistor. However, whenever driving high capacitive loads, it is prudent to use a $220 \Omega$ series resistor between the MAX5270 output and the capacitive load.

Chip Information
TRANSISTOR COUNT: 10,973

## Octal, 13-Bit Voltage-Output DAC with Parallel Interface



## Octal, 13-Bit Voltage-Output DAC with Parallel Interface

## NOTES

# Octal, 13-Bit Voltage-Output DAC with Parallel Interface 

NOTES

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

16


[^0]:    $X=$ Don't care

