

High Precision Voltage Reference

AD588*

FEATURES

Low Drift: 1.5 ppm/°C
Low Initial Error: 1 mV
Pin Programmable Output:
+10 V, +5 V, +65 V Tracking, -5 V, -10 V
Flexible Output Force and Sense Terminals
High Impedance Ground Sense
Machine Insertable DIP Packaging
MIL-STD-883 Compliant Versions Available

GENERAL DESCRIPTION


The AD588 represents a major advance in the state-of-the-art in monolithic voltage references. Low initial error and low temperature drift give the AD588 absolute accuracy performance previously not available in monolithic form. The AD588 uses a proprietary ion-implanted buried Zener diode, and laser-wafer-drift trimming of high stability thin-film resistors to provide outstanding performance at low cost.

The AD588 includes the basic reference cell and three additional amplifiers that provide pin programmable output ranges. The amplifiers are laser-trimmed for low offset and low drift to maintain the accuracy of the reference. The amplifiers are configured to allow Kelvin connections to the load and/or boosters for driving long lines or high current loads, delivering the full accuracy of the AD588 where it is required in the application circuit.

The low initial error allows the AD588 to be used as a system reference in precision measurement applications requiring 12-bit absolute accuracy. In such systems, the AD588 can provide a known voltage for system calibration in software, and the low drift allows compensation for the drift of other components in a system. Manual system calibration and the cost of periodic recalibration can therefore be eliminated. Furthermore, the mechanical instability of a trimming potentiometer and the potential for improper calibration can be eliminated by using the AD588 in conjunction with autocalibration software.

The AD588 is available in four versions. The AD588JQ and AD588KQ and grades are packaged in a 16-lead CERDIP and are specified for 0°C to 70°C operation. AD588AQ and BQ grades are packaged in a 16-lead CERDIP and are specified for the -25°C to +85°C industrial temperature range.

FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

- The AD588 offers 12-bit absolute accuracy without any user adjustments. Optional fine-trim connections are provided for applications requiring higher precision. The fine trimming does not alter the operating conditions of the Zener or the buffer amplifiers, and thus does not increase the temperature drift.
- Output noise of the AD588 is very low—typically 6 μV p-p.
 A pin is provided for additional noise filtering using an external capacitor.
- 3. A precision ±5 V tracking mode with Kelvin output connections is available with no external components. Tracking error is less than 1 mV and a fine-trim is available for applications requiring exact symmetry between the +5 V and -5 V outputs.
- 4. Pin strapping capability allows configuration of a wide variety of outputs: ± 5 V, +5 V, +10 V, -5 V, and -10 V dual outputs or +5 V, -5 V, +10 V, and -10 V single outputs.

*Protected by Patent Number 4,644,253.

REV. D

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

$\textbf{AD588-SPECIFICATIONS} \text{ (Typical @ 25°C, 10 V output, V}_S = \pm 15 \text{ V, unless otherwise noted.}^1\text{)}$

	A	D588JQ/A	Q	AI	AD588BQ/KQ		
Parameter	Min	Typ	Max	Min	Typ	Max	Unit
OUTPUT VOLTAGE ERROR +10 V, -10 V Outputs +5 V, -5 V Outputs			±3 ±3	-1 -1		+1 +1	mV mV
±5 V TRACKING MODE Symmetry Error			±1.5			±0.75	mV
OUTPUT VOLTAGE DRIFT 0°C to 70°C (J, K, B) -25°C to +85°C (A, B)		±2	±3 ±3			±1.5 ±3	ppm/°C ppm/°C
GAIN ADJ AND BAL ADJ ² Trim Range Input Resistance		±4 150			±4 150		mV kΩ
LINE REGULATION T_{MIN} to T_{MAX}^3			±200			±200	μV/V
$\begin{split} &\text{LOAD REGULATION} \\ &\text{T}_{\text{MIN}} \text{ to T}_{\text{MAX}} \\ &\text{+10 V Output, 0 mA} < I_{\text{OUT}} < 10 \text{ mA} \\ &\text{-10 V Output, -10 mA} < I_{\text{OUT}} < 0 \text{ mA} \end{split}$			±50 ±50			±50 ±50	μV/mA μV/mA
SUPPLY CURRENT T_{MIN} to T_{MAX} Power Dissipation		6 180	10 300		6 180	10 300	mA mW
OUTPUT NOISE (Any Output) 0.1 Hz to 10 Hz Spectral Density, 100 Hz		6 100			6 100		μV p-p nV/√Hz
LONG-TERM STABILITY (@ 25°C)		15			15		ppm/1000 hr
BUFFER AMPLIFIERS Offset Voltage Offset Voltage Drift Bias Current Open-Loop Gain Output Current A3, A4 Common-Mode Rejection (A3, A4) $V_{CM} = 1 \text{ V p-p}$	-10	100 1 20 110	+10	-10	10 1 20 110	+10	μV μV/°C nA dB mA
Short Circuit Current		50			50		mA
TEMPERATURE RANGE Specified Performance J, K Grades A, B Grades	0 -25		70 +85	0 -25		70 +85	°C

NOTES

¹Output Configuration +10 V Figure 2a -10 V Figure 2c +5 V, -5 V, ±5 V Figure 2b

Specifications tested using $\pm 10~V$ configuration, unless otherwise indicated.

²Gain and balance adjustments guaranteed capable of trimming output voltage error and symmetry error to zero.

³Test Conditions:

 $\begin{array}{lll} +10 \text{ V Output} & -V_S = -15 \text{ V}, \ 13.5 \text{ V} \leq +V_S \leq 18 \text{ V} \\ -10 \text{ V Output} & -18 \text{ V} \leq -V_S \leq -13.5 \text{ V}, +V_S = 15 \text{ V} \\ \pm 5 \text{ V Output} & +V_S = +18 \text{ V}, -V_S = -18 \text{ V} \\ & +V_S = +10.8 \text{ V}, -V_S = -10.8 \text{ V} \end{array}$

For ± 10 V output, $\pm V_S$ can be as low as ± 12 V.

Specifications subject to change without notice.


Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

-2- REV. D

ABSOLUTE MAXIMUM RATINGS*

$+V_S$ to $-V_S$	36 V
Power Dissipation (25°C)	600 mW
Storage Temperature Range65°C to	+150°C
Lead Temperature Range (Soldering 10 sec)	. 300°C
Package Thermal Resistance (θ_{IA}/θ_{IC}) 90°C	/25°C/W
Output Protection: All Outputs Safe if Shorted to Grou	nd

PIN CONFIGURATION



ORDERING GUIDE

Part Number ¹	Initial Error (mV)	Temperature Coefficient ²	Temperature Range (°C)	Package Option
AD588AQ	3	3 ppm/°C	–25 to +85	CERDIP (Q-16)
AD588BQ	1	1.5 ppm/°C	$-25 \text{ to } +85^2$	CERDIP (Q-16)
AD588JQ	3	3 ppm/°C	0 to 70	CERDIP (Q-16)
AD588KQ	1	1.5 ppm/°C	0 to 70	CERDIP (Q-16)

NOTES

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD588 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. D –3–

^{*}Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

¹For details on grade and package offerings screened in accordance with MIL-STD-883, refer to the Analog Devices Military Products Databook or current AD588/883B.

²Temperature coefficient specified from 0°C to 70°C.

THEORY OF OPERATION

The AD588 consists of a buried Zener diode reference, amplifiers used to provide pin programmable output ranges, and associated thin-film resistors as shown in Figure 1. The temperature compensation circuitry provides the device with a temperature coefficient of 1.5 ppm/°C or less.




Figure 1. AD588 Functional Block Diagram

Amplifier A1 performs several functions. A1 primarily acts to amplify the Zener voltage from 6.5 V to the required 10 V output. In addition, A1 also provides for external adjustment of the 10 V output through Pin 5, GAIN ADJ. Using the bias compensation resistor between the Zener output and the noninverting input to A1, a capacitor can be added at the NOISE REDUCTION pin (Pin 7) to form a low-pass filter and reduce the noise contribution of the Zener to the circuit. Two matched 10 k Ω nominal thin-film resistors (R4 and R5) divide the 10 V output in half. Pin V_{CT} (Pin 11) provides access to the center of the voltage span and Pin 12 (BAL ADJ) can be used for fine adjustment of this division.

Ground sensing for the circuit is provided by amplifier A2. The noninverting input (Pin 9) senses the system ground, which will be transferred to the point on the circuit where the inverting input (Pin 10) is connected. This may be Pin 6, 8, or 11. The output of A2 drives Pin 8 to the appropriate voltage. Thus, if Pin 10 is connected to Pin 8, the V_{LOW} pin will be the same voltage as the system ground. Alternatively, if Pin 10 is connected to the V_{CT} pin, it will be ground and Pin 6 and Pin 8 will be +5 V and -5 V, respectively.

Amplifiers A3 and A4 are internally compensated and are used to buffer the voltages at Pins 6, 8, and 11, as well as to provide a full Kelvin output. Thus, the AD588 has a full Kelvin capability by providing the means to sense a system ground and provide forced and sensed outputs referenced to that ground.

APPLYING THE AD588

The AD588 can be configured to provide +10 V and -10 V reference outputs as shown in Figures 2a and 2c, respectively. It can also be used to provide +5 V, -5 V, or a ± 5 V tracking reference, as shown in Figure 2b. Table I details the appropriate pin connections for each output range. In each case, Pin 9 is connected to system ground and power is applied to Pins 2 and 16.

The architecture of the AD588 provides ground sense and uncommitted output buffer amplifiers that offer the user a great deal of functional flexibility. The AD588 is specified and tested in the configurations shown in Figure 2a. The user may choose to take advantage of the many other configuration options available with the AD588. However, performance in these configurations is not guaranteed to meet the extremely stringent data sheet specifications.

As indicated in Table I, a +5 V buffered output can be provided using amplifier A4 in the +10 V configuration (Figure 2a). A –5 V buffered output can be provided using amplifier A3 in the –10 V configuration (Figure 2c). Specifications are not guaranteed for the +5 V or –5 V outputs in these configurations. Performance will be similar to that specified for the +10 V or –10 V outputs.

As indicated in Table I, unbuffered outputs are available at Pins 6, 8, and 11. Loading of these unbuffered outputs will impair circuit performance.

Amplifiers A3 and A4 can be used interchangeably. However, the AD588 is tested (and the specifications are guaranteed) with the amplifiers connected as indicated in Figure 2a and Table I. When either A3 or A4 is unused, its output force and sense pins should be connected and the input tied to ground.

Two outputs of the same voltage may be obtained by connecting both A3 and A4 to the appropriate unbuffered output on Pins 6, 8, or 11. Performance in these dual-output configurations will typically meet data sheet specifications.

CALIBRATION

Generally, the AD588 will meet the requirements of a precision system without additional adjustment. Initial output voltage error of 1 mV and output noise specs of 10 μ V p-p allow for accuracies of 12 bits to 16 bits. However, in applications where an even greater level of accuracy is required, additional calibration may be called for. Provision for trimming has been made through the use of the GAIN ADJ and BAL ADJ pins (Pins 5 and 12, respectively).

The AD588 provides a precision 10 V span with a center tap $(V_{\rm CT})$ that is used with the buffer and ground sense amplifiers to achieve the voltage output configurations in Table I. GAIN ADJUST and BALANCE ADJUST can be used in any of these configurations to trim the magnitude of the span voltage and the position of the center tap within the span. The GAIN ADJUST should be performed first. Although the trims are not interactive within the device, the GAIN trim will move the BALANCE trim point as it changes the magnitude of the span.

–4– REV. D

Table	I.	Pin	Connections
-------	----	-----	-------------

Danas	Connect Pin 10	Unbuf	fered* (Output 0 V			Buffered Output		ed Outpu			110 \$7
Range	to Pin:	-10 V	-5 V	UV	+5 V	+10 V	Connections	-10 V	-5 V	0 V	+5 V	+10 V
+10 V	8			8	11	6	11 to 13, 14 to 15				15	
							6 to 4, and 3 to 1					1
−5 V or +5 V	11		8	11	6		8 to 13, 14 to 15,		15			
							6 to 4, and 3 to 1				1	
-10 V	6	8	11	6			8 to 13, 14 to 15,		15			
							11 to 4, and 3 to 1	1				
+5 V	11				6		6 to 4 and 3 to 1				1	
−5 V	11		8				8 to 13 and 14 to 15		15			

^{*}Unbuffered outputs should not be loaded.

Figure 2b shows GAIN and BALANCE trims in a +5 V and -5 V tracking configuration. A 100 k Ω 20-turn potentiometer is used for each trim. The potentiometer for GAIN trim is connected between Pin 6 (V_{HIGH}) and Pin 8 (V_{LOW}) with the wiper connected to Pin 5 (GAIN ADJ). The potentiometer is adjusted to produce exactly 10 V between Pin 1 and Pin 15, the amplifier outputs. The BALANCE potentiometer, also connected between Pin 6 and Pin 8 with the wiper to Pin 12 (BAL ADJ), is then adjusted to center the span from +5 V to –5 V.

Trimming in other configurations works in exactly the same manner. When producing +10 V and +5 V, GAIN ADJ is used to trim +10 V and BAL ADJ is used to trim +5 V. In the -10 V and -5 V configuration, GAIN ADJ is again used to trim the magnitude of the span, -10 V, while BAL ADJ is used to trim the center tap, -5 V.

In single output configurations, GAIN ADJ is used to trim outputs utilizing the full span (+10 V or -10 V), while BAL ADJ is used to trim outputs using half the span (+5 V or -5 V).

Input impedance on both the GAIN ADJ and BAL ADJ pins is approximately 150 k Ω . The GAIN ADJUST trim network effectively attenuates the 10 V across the trim potentiometer by a factor of about 1500 to provide a trim range of –3.5 mV to +7.5 mV with a resolution of approximately 550 μ V/turn (20-turn potentiometer). The BAL ADJ trim network attenuates the trim voltage by a factor of about 1400, providing a trim range of ± 4.5 mV with resolution of 450 μ V/turn.




Figure 2a. +10 V Output




Figure 2b. +5 V and -5 V Outputs

REV. D –5–




Figure 2c. -10 V Output

Trimming the AD588 introduces no additional errors over temperature, so precision potentiometers are not required.

For single-output voltage ranges, or in cases when BALANCE ADJUST is not required, Pin 12 should be connected to Pin 11. If GAIN ADJUST is not required, Pin 5 should be left floating.

NOISE PERFORMANCE AND REDUCTION

The noise generated by the AD588 is typically less than 6 μ V p-p over the 0.1 Hz to 10 Hz band. Noise in a 1 MHz bandwidth is approximately 600 μ V p-p. The dominant source of this noise is the buried Zener, which contributes approximately 100 nV/ $\overline{\text{Hz}}$. In comparison, the op amp's contribution is negligible. Figure 3 shows the 0.1 Hz to 10 Hz noise of a typical AD588.




Figure 3. 0.1 Hz to 10 Hz Noise (0.1 Hz to 10 Hz BPF with Gain of 1000 Applied)

If further noise reduction is desired, an optional capacitor, C_N , may be added between the NOISE REDUCTION pin and ground, as shown in Figure 2b. This will form a low-pass filter with the 4 k Ω R_B on the output of the Zener cell. A 1 μF capacitor will have a 3 dB point at 40 Hz and will reduce the high frequency (to 1 MHz) noise to about 200 μV p-p. Figure 4 shows the 1 MHz noise of a typical AD588 both with and without a 1 μF capacitor.

Note that a second capacitor is needed in order to implement the NOISE REDUCTION feature when using the AD588 in the -10 V mode (Figure 2c.). The NOISE REDUCTION capacitor is limited to $0.1~\mu F$ maximum in this mode.




Figure 4. Effect of $1 \mu F$ Noise Reduction Capacitor on Broadband Noise

TURN-ON TIME

Upon application of power (cold start), the time required for the output voltage to reach its final value within a specified error band is the turn-on settling time. Two components normally associated with this are: time for active circuits to settle and time for thermal gradients on the chip to stabilize. Figures 5a and 5b show the turn-on characteristics of the AD588. It shows the settling to be about 600 μ s. Note the absence of any thermal tails when the horizontal scale is expanded to 2 ms/cm in Figure 5b.




Figure 5a. Electrical Turn-On




Figure 5b. Extended Time Scale Turn-On

Output turn-on time is modified when an external noise reduction capacitor is used. When present, this capacitor presents an

–6– REV. D

additional load to the internal Zener diode's current source, resulting in a somewhat longer turn-on time. In the case of a 1 μ F capacitor, the initial turn-on time is approximately 60 ms (see Figure 6).

Note: If the NOISE REDUCTION feature is used in the ± 5 V configuration, a 39 k Ω resistor between Pin 6 and Pin 2 is required for proper startup.




Figure 6. Turn-On with $C_N = 1 \mu F$

TEMPERATURE PERFORMANCE

The AD588 is designed for precision reference applications where temperature performance is critical. Extensive temperature testing ensures that the device's high level of performance is maintained over the operating temperature range.

Figure 7 shows typical output voltage drift for the AD588BD and illustrates the test methodology. The box in Figure 7 is bounded on the sides by the operating temperature extremes and on top and bottom by the maximum and minimum output voltages measured over the operating temperature range. The slope of the diagonal drawn from the lower left corner of the box determines the performance grade of the device.




Figure 7. Typical AD588BD Temperature Drift

Each AD588A and B grade unit is tested at -25°C, 0°C, +25°C, +50°C, +70°C, and +85°C. This approach ensures that the variations of output voltage that occur as the temperature changes within the specified range will be contained within a box whose diagonal has a slope equal to the maximum specified drift. The position of the box on the vertical scale will change from device to device as initial error and the shape of the curve vary. Maximum height of the box for the appropriate temperature range is shown in Figure 8. Duplication of these results requires a combination of high accuracy and stable temperature control in a test system. Evaluation of the AD588 will produce a curve similar to that in Figure 7, but output readings may vary depending on the test methods and equipment utilized.

DEVICE	MAXIMU	M OUTPUT CHANGE – mV
GRADE	0°C TO +70°C	−25°C TO +85°C −55°C TO +125°C
AD588JQ	2.10	
AD588JQ	1.05	
AD588JQ	1.40(typ)	3.30
AD588JQ	1.05	3.30
AD588JQ		10.80
AD588JQ		7.20

Figure 8. Maximum Output Change-mV

KELVIN CONNECTIONS

Force and sense connections, also referred to as Kelvin connections, offer a convenient method of eliminating the effects of voltage drops in circuit wires. As seen in Figure 9, the load current and wire resistance produce an error ($V_{ERROR} = R \times I_L$) at the load. The Kelvin connection of Figure 9 overcomes the problem by including the wire resistance within the forcing loop of the amplifier and sensing the load voltage. The amplifier corrects for any errors in the load voltage. In the circuit shown, the output of the amplifier would actually be at $10~V + V_{ERROR}$ and the voltage at the load would be the desired 10~V.

The AD588 has three amplifiers that can be used to implement Kelvin connections. Amplifier A2 is dedicated to the ground force-sense function, while uncommitted amplifiers A3 and A4 are free for other force-sense chores.




Figure 9. Advantage of Kelvin Connection

In some single-output applications, one amplifier may be unused.

In such cases, the unused amplifier should be connected as a unity-gain follower (force + sense pin tied together), and the input should be connected to ground.

An unused amplifier section may be used for other circuit functions as well. Figures 10 through 14 show the typical performance of A3 and A4.




Figure 10. Open-Loop Frequency Response (A3, A4)

REV. D -7-




Figure 11. Power Supply Rejection vs. Frequency (A3, A4)




Figure 12a. Unity-Gain Follower Pulse Response (Large Signal)




Figure 12b. Unity-Gain Follower Pulse Response (Small Signal)




Figure 13. Common-Mode Rejection vs. Frequency (A3, A4)




Figure 14. Input Noise Voltage Spectral Density

DYNAMIC PERFORMANCE

The output buffer amplifiers (A3 and A4) are designed to provide the AD588 with static and dynamic load regulation superior to less complete references.

Many A/D and D/A converters present transient current loads to the reference, and poor reference response can degrade the converter's performance.

Figures 15a and 15b display the characteristics of the AD588 output amplifier driving a 0 mA to 10 mA load.




Figure 15a. Transient Load Test Circuit

-8- REV. D




Figure 15b. Large-Scale Transient Response

Figures 16a and 16b display the output amplifier characteristics driving a 5 mA to 10 mA load, a common situation found when the reference is shared among multiple converters or is used to provide a bipolar offset current.




Figure 16a. Transient and Constant Load Test Circuit




Figure 16b. Transient Response 5 mA to 10 mA Load

In some applications, a varying load may be both resistive and capacitive in nature or be connected to the AD588 by a long capacitive cable.

Figures 17a and 17b display the output amplifier characteristics driving a 1,000 pF, 0 mA to 10 mA load.




Figure 17a. Capacitive Load Transient Response Test Circuit




Figure 17b. Output Response with Capacitive Load

Figures 18a and 18b display the crosstalk between output amplifiers. The top trace shows the output of A4, dc-coupled and offset by 10 V, while the output of A3 is subjected to a 0 mA to 10 mA load current step. The transient at A4 settles in about 1 μ s, and the load-induced offset is about 100 μ V.




Figure 18a. Load Crosstalk Test Circuit




Figure 18b. Load Crosstalk

REV. D –9–

Attempts to drive a large capacitive load (in excess of 1,000 pF) may result in ringing or oscillation, as shown in the step response photo (Figure 19a). This is due to the additional pole formed by the load capacitance and the output impedance of the amplifier, which consumes phase margin. The recommended method of driving capacitive loads of this magnitude is shown in Figure 19b. The 150 Ω resistor isolates the capacitive load from the output stage, while the 10 k Ω resistor provides a dc feedback path and preserves the output accuracy. The 1 μF capacitor provides a high frequency feedback loop. The performance of this circuit is shown in Figure 19c.




Figure 19a. Output Amplifier Step Response, $C_l = 1 \mu F$




Figure 19b. Compensation for Capacitive Loads




Figure 19c. Output Amplifier Step Response Using Figure 19b Compensation

USING THE AD588 WITH CONVERTERS

The AD588 is an ideal reference for a wide variety of A/D and D/A converters. Several representative examples follow.

14-Bit Digital-to-Analog Converter—AD7535

High resolution CMOS D/A converters require a reference voltage of high precision to maintain rated accuracy. The combination of the AD588 and AD7535 takes advantage of the initial accuracy, drift, and full Kelvin output capability of the AD588 as well as the resolution, monotonicity, and accuracy of the AD7535 to produce a subsystem with outstanding characteristics. See Figure 20.

16-Bit Digital-to-Analog Converter—AD569

Another application that fully utilizes the capabilities of the AD588 is supplying a reference for the AD569, as shown in Figure 21. Amplifier A2 senses system common and forces V_{CT} to assume this value, producing +5 V and –5 V at Pin 6 and Pin 8, respectively. Amplifiers A3 and A4 buffer these voltages out to the appropriate reference force-sense pins of the AD569. The full Kelvin scheme eliminates the effect of the circuit traces or wires and the wire bonds of the AD588 and AD569 themselves, which would otherwise degrade system performance.

SUBSTITUTING FOR INTERNAL REFERENCES

Many converters include built-in references. Unfortunately, such references are the major source of drift in these converters. By using a more stable external reference like the AD588, drift performance can be improved dramatically.

–10– REV. D




Figure 20. AD588/AD7535 Connections




Figure 21. High Accuracy ± 5 V Tracking Reference for AD569

REV. D –11–

12-Bit Analog-to-Digital Converter—AD574A

The AD574A is specified for gain drift from 10 ppm/°C to 50 ppm/°C, (depending on grade) using its on-chip reference. The reference contributes typically 75% of this drift. Therefore, the total drift using an AD588 to supply the reference can be improved by a factor of 3 to 4.

Using this combination may result in apparent increases in full-scale error due to the difference between the on-board reference by which the device is laser-trimmed and the external reference with which the device is actually applied. The on-board reference is specified to be 10 V \pm 100 mV, while the external reference is specified to be 10 V \pm 1 mV. This may result in up to 101 mV of apparent full-scale error beyond the ± 25 mV specified AD574 gain error. External resistors R2 and R3 allow this error to be nulled. Their contribution to full-scale drift is negligible.

The high output drive capability allows the AD588 to drive up to six converters in a multiconverter system. All converters will have gain errors that track to better than ± 5 ppm/°C.

RTD EXCITATION

The resistance temperature detector (RTD) is a circuit element whose resistance is characterized by a positive temperature coefficient. A measurement of resistance indicates the measured temperature. Unfortunately, the resistance of the wires leading to the RTD often adds error to this measurement. The 4-wire

ohms measurement overcomes this problem. This method uses two wires to bring an excitation current to the RTD and two additional wires to tap off the resulting RTD voltage. If these additional two wires go to a high input impedance measurement circuit, the effect of their resistance is negligible. Therefore, they transmit the true RTD voltage.




Figure 23. 4-Wire Ohms Measurement

A practical consideration when using the 4-wire ohms technique with an RTD is the self-heating effect that the excitation current has on the temperature of the RTD. The designer must choose the smallest practical excitation current that still gives the desired resolution. RTD manufacturers usually specify the self-heating effect of each of their models or types of RTDs.

Figure 24 shows an AD588 providing the precision excitation current for a 100 Ω RTD. The small excitation current of 1 mA dissipates a mere 0.1 mW of power in the RTD.




Figure 22. AD588/AD574A Connections

–12– REV. D




Figure 24. Precision Current Source for RTD

BOOSTED PRECISION CURRENT SOURCE

In the RTD current-source application, the load current is limited to ± 10 mA by the output drive capability of amplifier A3. In the event that more drive current is needed, a series-pass transistor can be inserted inside the feedback loop to provide higher current. Accuracy and drift performance are unaffected by the pass transistor.




Figure 25. Boosted Precision Current Source

BRIDGE DRIVER CIRCUITS

The Wheatstone bridge is a common transducer. In its simplest form, a bridge consists of four, two-terminal elements connected to form a quadrilateral, a source of excitation connected along one of the diagonals and a detector comprising the other diagonal. Figure 26a shows a simple bridge driven from a unipolar excitation supply. EO, a differential voltage, is proportional to the deviation of the element from the initial bridge values. Unfortunately, this bridge output voltage is riding on a common-mode

voltage equal to approximately $V_{\rm IN}/2$. Further processing of this signal may necessarily be limited to high common-mode rejection techniques such as instrumentation or isolation amplifiers.

Figure 26b shows the same bridge transducer, this time driven from a pair of bipolar supplies. This configuration ideally eliminates the common-mode voltage and relaxes the restrictions on any processing elements that follow.




Figure 26a. Bridge Transducer Excitation— Unipolar Drive




Figure 26b. Bridge Transducer Excitation— Bipolar Drive




Figure 27. Bipolar Bridge Drive

As shown in Figure 27, the AD588 is an excellent choice for the control element in a bipolar bridge driver scheme. Transistors Q1 and Q2 serve as series-pass elements to boost the current drive capability to the 28 mA required by a typical 350 Ω bridge. A differential gain stage may still be required if the bridge balance is not perfect. Such gain stages can be expensive.

REV. D –13–

Additional common-mode voltage reduction is realized by using the circuit illustrated in Figure 28. A1, the ground sense amplifier, serves the supplies on the bridge to maintain a virtual ground at one center tap. The voltage that appears on the opposite center tap is now single-ended (referenced to ground) and can be amplified by a less expensive circuit.





Figure 28. Floating Bipolar Bridge Drive with Minimum CMV

-14- REV. D

OUTLINE DIMENSIONS

16-Lead Ceramic DIP-Glass Hermetic Seal Package [CERDIP] (Q-16)

Dimensions shown in inches and (millimeters)



CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETERS DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Revision History

Location	Page
2/03—Data Sheet changed from REV. C to REV. D.	
Added KQ model and deleted SQ and TQ models	Universal
Changes to GENERAL DESCRIPTION	1
Change to PRODUCT HIGHLIGHTS	1
Changes to SPECIFICATIONS	2
Change to ORDERING GUIDE	3
Updated OUTLINE DIMENSIONS	15
10/02—Data Sheet changed from REV. B to REV. C.	
Changes to GENERAL DESCRIPTION	1
Changes to SPECIFICATIONS	
Changes to ORDERING GUIDE	3
Changes to TABLE 1	5
Deleted Figure 10c	7
OUTLINE DIMENSIONS updated	15

REV. D –15–