

M5M82C55AP-5

PRELIMINARY
 Notice: This is not a final specification. Some parametric limits are Subject to change.

CMOS PROGRAMMABLE PERIPHERAL INTERFACE

MITSUBISHI (MICMPTR/MIPRC)

DESCRIPTION

This is a family of general-purpose programmable input/output devices designed for use with the 8/16-bit parallel CPU as input/output ports.

This device is fabricated using silicon-gate CMOS technology for a single supply voltage. This LSI is a simple input and output interface for TTL circuits, having 24 input/output pins which correspond to three 8-bit input/output ports.

FEATURES


- 24 programmable I/O pins
- Single 5 V supply voltage
- TTL-compatible $I_{OL}=2.5\text{mA}$ (max.)
- Direct bit set/reset capability
- Improved DC driving capability
- Improved timing characteristics
- Fully compatible with MELPS85, MELPS86, MELPS88 microprocessor series

APPLICATION

Input/output ports for MELPS85, MELPS86, MELPS88 microprocessor


FUNCTION

These PPIs have 24 input/output pins which may be individually programmed in two 12-bit groups A and B with mode control commands from a CPU. They are used in three major modes of operation, mode 0, mode 1 and mode 2. Operating in mode 0, each group of 12 pins may be programmed in sets of 4 to be inputs or outputs. In mode 1, the 24 I/O terminals may be programmed in two 12-bit groups, group A and group B. Each group contains one 8-bit data



port, which may be programmed to serve as input or output, and one 4-bit control port used for handshaking and interrupt control signals. Mode 2 is used with group A only, as one 8-bit bidirectional bus port and one 5-bit control port. Bit set/reset is controlled by CPU. A high-level reset input (RESET) clears all internal registers, and all ports are set to the input mode (high-impedance state).

BLOCK DIAGRAM



MITSUBISHI(MICMPTR/MIPRC)

CMOS PROGRAMMABLE PERIPHERAL INTERFACE

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V _{CC}	Supply voltage	With respect to GND	-0.3~7	V
V _I	Input voltage		-0.3~V _{CC} +0.3	V
V _O	Output voltage		-0.3~V _{CC} +0.3	V
T _{opr}	Operating free-air temperature range		-20~75	°C
T _{stg}	Storage temperature range		-65~150	°C

RECOMMENDED OPERATING CONDITIONS (T_a=-20~75°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Norm	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
GND	Supply voltage		0		V

ELECTRICAL CHARACTERISTICS (T_a=-20~75°C, V_{CC}=5V±10%, GND=0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{IH}	High-level input voltage		2.0		V _{CC}	V
V _{IL}	Low-level input voltage		0		0.8	V
V _{OH}	Output high voltage	I _{OH} =-400μA	2.4			V
V _{OL}	Output low voltage	I _{OL} =2.5mA			0.45	V
I _{OH}	High-level output current (Note 2)	GND=0V, V _{OH} =1.5V, R _{EXT} =750Ω	-1		-4	mA
I _{CC}	Supply current from V _{CC}	GND=0V, All input mode, RESET=0V, Other pins=V _{CC} .			10	μA
I _{IH}	High-level input voltage	GND=0V, V _I =V _{CC}			±10	μA
I _{IL}	Low-level input voltage	GND=0V, V _I =0V			±10	μA
I _{OZ}	Off-state output current	GND=0V, V _I =0~V _{CC}			±10	μA
C _i	Input capacitance	V _{IL} =GND, f=1MHz, 25mVrms, T _a =25°C			10	pF
C _{i/O}	Input/output terminal capacitance	V _{I/O} =GND, f=1MHz, 25mVrms, T _a =25°C			20	pF

Note 1: Current flowing into an IC is positive, out is negative.
 2: It is valid for any 24input/output pins of PA, PB and PC.


TIMING REQUIREMENTS (T_a=-20~75°C, V_{CC}=5V±10%, GND=0V, unless otherwise noted)

Symbol	Parameter	Alternative symbol	Test conditions	Limits			Unit
				Min	Typ	Max	
t _{W(R)}	Read pulse width	t _{RR}		200			ns
t _{SU(PE-R)}	Peripheral setup time before read	t _{IR}		0			ns
t _{H(R-PE)}	Peripheral hold time after read	t _{HR}		0			ns
t _{SU(A-R)}	Address setup time before read	t _{AR}		0			ns
t _{H(R-A)}	Address hold time after read	t _{RA}		0			ns
t _{W(W)}	Write pulse width	t _{WW}		200			ns
t _{SU(DQ-W)}	Data setup time before write	t _{DW}		100			ns
t _{H(W-DQ)}	Data hold time after write	t _{WD}		0			ns
t _{SU(A-W)}	Address setup time before write	t _{AW}		0			ns
t _{H(W-A)}	Address hold time after write	t _{WA}		0			ns
t _{W(ACK)}	Acknowledge pulse width	t _{AK}		300			ns
t _{W(STB)}	Strobe pulse width	t _{ST}		350			ns
t _{SU(PE-STB)}	Peripheral setup time before strobe	t _{PS}		0			ns
t _{H(STB-PE)}	Peripheral hold time after strobe	t _{PH}		150			ns
t _{C(RW)}	Read/write cycle time	t _{RV}		850			ns


CMOS PROGRAMMABLE PERIPHERAL INTERFACE

TIMING DIAGRAM


Data bus read operation




Data bus write operation



Mode 0 Port input



Mode 0, 1 Port output




M5M82C55AP-5


MITSUBISHI(MICMPTR/MIPRC)

CMOS PROGRAMMABLE PERIPHERAL INTERFACE


Mode 1 Strobed input



Mode 1 Strobed output



Mode 2 Bidirectional



Note 5: $INTR = IBF \cdot \overline{MASK} \cdot \overline{STB} \cdot \overline{RD} + OBF \cdot \overline{MASK} \cdot \overline{ACK} \cdot \overline{WR}$