

**PRELIMINARY**  
Notice: This is not a final specification. Some  
parametric limits are Subject to change.

**M5M82C55AP-5****CMOS PROGRAMMABLE PERIPHERAL INTERFACE****MITSUBISHI(MICMPTR/MIPRC)****DESCRIPTION**

This is a family of general-purpose programmable input/output devices designed for use with the 8/16-bit parallel CPU as input/output ports.

This device is fabricated using silicon-gate CMOS technology for a single supply voltage. This LSI is a simple input and output interface for TTL circuits, having 24 input/output pins which correspond to three 8-bit input/output ports.

**FEATURES**


- 24 programmable I/O pins
- Single 5 V supply voltage
- TTL-compatible  $I_{OL}=2.5\text{mA}$  (max.)
- Direct bit set/reset capability
- Improved DC driving capability
- Improved timing characteristics
- Fully compatible with MELPS85, MELPS86, MELPS88 microprocessor series

**APPLICATION**

Input/output ports for MELPS85, MELPS86, MELPS88 microprocessor


**FUNCTION**

These PPIs have 24 input/output pins which may be individually programmed in two 12-bit groups A and B with mode control commands from a CPU. They are used in three major modes of operation, mode 0, mode 1 and mode 2. Operating in mode 0, each group of 12 pins may be programmed in sets of 4 to be inputs or outputs. In mode 1, the 24 I/O terminals may be programmed in two 12-bit groups, group A and group B. Each group contains one 8-bit data



Outline 40P4

port, which may be programmed to serve as input or output, and one 4-bit control port used for handshaking and interrupt control signals. Mode 2 is used with group A only, as one 8-bit bidirectional bus port and one 5-bit control port. Bit set/reset is controlled by CPU. A high-level reset input (RESET) clears all internal registers, and all ports are set to the input mode (high-impedance state).

**BLOCK DIAGRAM**

MITSUBISHI(MICMPTR/MIPRC)

**M5M82C55AP-5****CMOS PROGRAMMABLE PERIPHERAL INTERFACE****ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions			Limits	Unit
V <sub>CC</sub>	Supply voltage	With respect to GND			-0.3~7	V
V <sub>I</sub>	Input voltage				-0.3~V <sub>CC</sub> +0.3	V
V <sub>O</sub>	Output voltage				-0.3~V <sub>CC</sub> +0.3	V
T <sub>opr</sub>	Operating free-air temperature range			-20~75		°C
T <sub>stg</sub>	Storage temperature range			-65~150		°C

**RECOMMENDED OPERATING CONDITIONS** (T<sub>a</sub>=-20~75°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	V
GND	Supply voltage		0		V

**ELECTRICAL CHARACTERISTICS** (T<sub>a</sub>=-20~75°C, V<sub>CC</sub>=5V±10%, GND=0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>IH</sub>	High-level input voltage		2.0		V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage		0		0.8	V
V <sub>OH</sub>	Output high voltage	I <sub>OH</sub> =-400μA	2.4			V
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> =2.5mA			0.45	V
I <sub>OH</sub>	High-level output current (Note 2)	GND=0V, V <sub>OH</sub> =1.5V, R <sub>EXT</sub> =750Ω	-1		-4	mA
I <sub>CC</sub>	Supply current from V <sub>CC</sub>	GND=0V, All input mode, RESET=0V. Other pins=V <sub>CC</sub>			10	μA
I <sub>IH</sub>	High-level input voltage	GND=0V, V <sub>I</sub> =V <sub>CC</sub>			±10	μA
I <sub>IL</sub>	Low-level input voltage	GND=0V, V <sub>I</sub> =0V			±10	μA
I <sub>OZ</sub>	Off-state output current	GND=0V, V <sub>I</sub> =0~V <sub>CC</sub>			±10	μA
C <sub>i</sub>	Input capacitance	V <sub>IL</sub> =GND, f=1MHz, 25mVrms T <sub>a</sub> =25°C			10	pF
C <sub>i/o</sub>	Input/output terminal capacitance	V <sub>I</sub> /V <sub>OL</sub> =GND, f=1MHz, 25mVrms, T <sub>a</sub> =25°C			20	pF

Note 1: Current flowing into an IC is positive, out is negative.

2: It is valid for any 24input/output pins of PA, PB and PC.

**TIMING REQUIREMENTS** (T<sub>a</sub>=-20~75°C, V<sub>CC</sub>=5V±10%, GND=0V, unless otherwise noted)

Symbol	Parameter	Alternative symbol	Test conditions	Limits			Unit
				Min	Typ	Max	
t <sub>W(R)</sub>	Read pulse width	t <sub>RR</sub>		200			ns
t <sub>SU(PE-R)</sub>	Peripheral setup time before read	t <sub>IR</sub>		0			ns
t <sub>H(R-PE)</sub>	Peripheral hold time after read	t <sub>HR</sub>		0			ns
t <sub>SU(A-R)</sub>	Address setup time before read	t <sub>AR</sub>		0			ns
t <sub>H(R-A)</sub>	Address hold time after read	t <sub>RA</sub>		0			ns
t <sub>W(W)</sub>	Write pulse width	t <sub>WW</sub>		200			ns
t <sub>SU(DQ-W)</sub>	Data setup time before write	t <sub>DW</sub>		100			ns
t <sub>H(W-DQ)</sub>	Data hold time after write	t <sub>WD</sub>		0			ns
t <sub>SU(A-W)</sub>	Address setup time before write	t <sub>AW</sub>		0			ns
t <sub>H(W-A)</sub>	Address hold time after write	t <sub>WA</sub>		0			ns
t <sub>W(ACK)</sub>	Acknowledge pulse width	t <sub>AK</sub>		300			ns
t <sub>W(STB)</sub>	Strobe pulse width	t <sub>ST</sub>		350			ns
t <sub>SU(PE-STB)</sub>	Peripheral setup time before strobe	t <sub>PS</sub>		0			ns
t <sub>H(STB-PE)</sub>	Peripheral hold time after strobe	t <sub>PH</sub>		150			ns
t <sub>C(RW)</sub>	Read/write cycle time	t <sub>RV</sub>		850			ns

MITSUBISHI(MICMPTR/MIPRC)


**M5M82C55AP-5****CMOS PROGRAMMABLE PERIPHERAL INTERFACE****SWITCHING CHARACTERISTICS** ( $T_a = -20 \sim 75^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

Symbol	Parameter	Alternative symbol	Test conditions	Limits			Unit	
				Min	Typ	Max		
$t_{PZX(R-DQ)}$	Propagation time from read to data output	$t_{RD}$	$C_L = 150\text{pF}$			170	ns	
$t_{PZX(R-DQ)}$	Propagation time from read to data floating (Note 3)	$t_{DF}$		10		100	ns	
$t_{PHL(W-PE)}$	Propagation time from write to output	$t_{WB}$				350	ns	
$t_{PLH(W-PE)}$						300	ns	
$t_{PLH(STB-IBF)}$	Propagation time from strobe to IBF flag	$t_{SIB}$				300	ns	
$t_{PLH(STB-INTR)}$	Propagation time from strobe to interrupt	$t_{SIT}$				300	ns	
$t_{PHL(R-INTR)}$	Propagation time from read to interrupt	$t_{RIT}$				400	ns	
$t_{PHL(R-IBF)}$	Propagation time from read to IBF flag	$t_{RIB}$				300	ns	
$t_{PHL(W-INTR)}$	Propagation time from write to interrupt	$t_{WIT}$				450	ns	
$t_{PHL(W-OBF)}$	Propagation time from write to OBF flag	$t_{WOB}$				650	ns	
$t_{PLH(ACK-OBF)}$	Propagation time from acknowledge to OBF flag	$t_{AOB}$				350	ns	
$t_{PLH(ACK-INTR)}$	Propagation time from acknowledge to interrupt	$t_{AIT}$				350	ns	
$t_{PZX(ACK-PE)}$	Propagation time from acknowledge to data output	$t_{AD}$				300	ns	
$t_{PZX(ACK-PE)}$	Propagation time from acknowledge to data floating (Note 3)	$t_{KD}$		20		250	ns	

Note 3: Test conditions are not applied.

4: A.C Testing waveform


Input pulse level	0.45~2.4V
Input pulse rise time	10ns
Input pulse fall time	10ns
Reference level input	$V_{IH}=2V$ , $V_{IL}=0.8V$
Output	$V_{OH}=2V$ , $V_{OL}=0.8V$




MITSUBISHI(MICMPTR/MIPRC)

**CMOS PROGRAMMABLE PERIPHERAL INTERFACE****TIMING DIAGRAM**


Data bus read operation




Data bus write operation





Mode 0 Port input




Mode 0, 1 Port output



MITSUBISHI(MICMPTR/MIPRC)

**M5M82C55AP-5****CMOS PROGRAMMABLE PERIPHERAL INTERFACE****Mode 1 Strobed input****Mode 1 Strobed output**

**Mode 2 Bidirectional**

Note 5:  $INTR = IBF \cdot \overline{MASK} \cdot STB \cdot RD + OBF \cdot \overline{MASK} \cdot ACK \cdot \overline{WR}$