MEMORY
CMOS
2 × 512 K × 16 BITS
SYNCHRONOUS DYNAMIC RAM
MB811171622E-125/-100/-84/-67

CMOS 2-BANK 524,288-WORD × 16 BITS
Synchronous Dynamic Random Access Memory

■ DESCRIPTION

The Fujitsu MB811171622E is a CMOS Synchronous Dynamic Random Access Memory (SDRAM) containing 16,777,216 memory cells accessible in an 16-bit format. The MB811171622E features a fully synchronous operation referenced to a positive edge clock whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence. The MB811171622E SDRAM is designed to reduce the complexity of using a standard dynamic RAM (DRAM) which requires many control signal timing constraints, and may improve data bandwidth of memory as much as 5 times more than a standard DRAM.

The MB811171622E is ideally suited for workstations, personal computers, laser printers, high resolution graphic adapters accelerators and other applications where an extremely large memory and bandwidth are required and where a simple interface is needed.

■ PRODUCT LINE & FEATURES

Parameter	MB811171622E			
	-125	-100	-84	-67
Clock Frequency	125 MHz max.	100 MHz max.	84 MHz max.	67 MHz max.
Burst Mode Cycle Time	8 ns min.	10 ns min.	12 ns min.	15 ns min.
$\overline{RAS}$ Access Time	45 ns max.	54 ns max.	56 ns max.	60 ns max.
$\overline{CAS}$ Access Time	21 ns max.	24 ns max.	26 ns max.	30 ns max.
Access Time From Clock (CL = 3)	7.5 ns max.	8.5 ns max.	8.5 ns max.	9 ns max.
Operating Current (Two banks active)	140 mA max.	130 mA max.	120 mA max.	110 mA max.
Power Down Mode Current	2 mA max.			

- Single +3.3 V Supply +0.3 V tolerance
- LVTTL compatible I/O
- 2 K refresh cycles every 32.8 ms
- Dual bank operation
- Byte control by DQML/DQMU
- Burst read/write operation and burst read/ single write operation capability

- Programmable burst type, burst length, and CAS latency
- Auto-and Self-refresh (every 16 μs)
- CKE power down mode
- Output Enable and Input Data Mask

1

■ PACKAGE

Plastic TSOP Package

Marking side ↓

(FPT-50P-M05)
(Normal Bend)

Package and Ordering Information

– 50-pin plastic (400 mil) TSOP-II, order as MB811171622E-×××FN (2K Refresh)

■ PIN ASSIGNMENTS AND DESCRIPTIONS

50-Pin TSOP:
<Normal Bend: FPT-50P-M05>
(TOP VIEW)

|			
Vcc	1	50	Vss
DQ0	2	49	DQ15
DQ1	3	48	DQ14
Vssq	4	47	Vssq
DQ2	5	46	DQ13
DQ3	6	45	DQ12
Vccq	7	44	Vccq
DQ4	8	43	DQ11
DQ5	9	42	DQ10
Vssq	10	41	Vssq
DQ6	11	40	DQ9
DQ7	12	39	DQ8
Vccq	13	38	Vccq
DQML	14	37	DU
WE	15	36	DQMU
CAS	16	35	CLK
RAS	17	34	CKE
CS	18	33	DU
A11	19	32	A8
A10/AP	20	31	A9
A0	21	30	A7
A1	22	29	A6
A2	23	28	A5
A3	24	27	A4
Vcc	25	26	Vss

(Marking side)

Pin Number	Symbol	Function	
1, 7, 13, 25, 38, 44	V_{CC}, V_{CCQ}	Supply Voltage	
2, 3, 5, 6, 8, 9, 11, 12, 39, 40, 42, 43, 45, 46, 48, 49	DQ_0 to DQ_{15}	Data I/O	
4, 10, 26, 41, 47, 50	V_{SS}, V_{SSQ} *	Ground	
37	DU	Don't use (leave open)	
15	$\overline{WE}$	Write Enable	
16	$\overline{CAS}$	Column Address Strobe	
17	$\overline{RAS}$	Row Address Strobe	
18	$\overline{CS}$	Chip Select	
19	A_{11} (BA)	Bank Select	
20	AP	Auto Precharge Enable	
20, 21, 22, 23, 24, 27, 28, 29, 30, 31, 32	A_0 to A_{10}	Address Input	• Row: A_0 to A_{10} • Column: A_0 to A_7
33	DU	Don't use (leave open)	
34	CKE	Clock Enable	
35	CLK	Clock Input	
14, 36	DQML, DQMU	Input Mask/Output Enable	

* : These pins are connected internally in the chip.

3

■ **BLOCK DIAGRAM**

Fig. 1 - MB811171622E BLOCK DIAGRAM

■ FUNCTION TRUTH TABLE

COMMAND TRUTH TABLE 4

Function	Notes	Symbol	CKE		$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	A11 (BA)	A10 (AP)	A9 - A8	A7 - A0
			n-1	n								
Device Deselect	*5	DESL	H	X	H	X	X	X	X	X	X	X
No Operation	*5	NOP	H	X	L	H	H	H	X	vX	X	X
Burst Stop		BST	H	X	L	H	H	L	X	X	X	X
Read	*6	READ	H	X	L	H	L	H	V	L	X	V
Read with Auto-precharge	*6	READA	H	X	L	H	L	H	V	H	X	V
Write	*6	WRIT	H	X	L	H	L	L	V	L	X	V
Write with Auto-precharge	*6	WRITA	H	X	L	H	L	L	V	H	X	V
Bank Active ($\overline{RAS}$)	*7	ACTV	H	X	L	L	H	H	V	V	V	V
Precharge Single Bank		PRE	H	X	L	L	H	L	V	L	X	X
Precharge All Banks		PALL	H	X	L	L	H	L	X	H	X	X
Mode Register Set	*8, 9	MRS	H	X	L	L	L	L	L	L	V	V

Notes:
*1. V = Valid, L = Logic Low, H = Logic High, X = either L or H.
*2. All commands assumes no CSUS command on previous rising edge of clock.
*3. All commands are assumed to be valid state transitions.
*4. All inputs are latched on the rising edge of clock.
*5. NOP and DESL commands have the same effect on the part.
*6. READ, READA, WRIT and WRITA commands should only be issued after the corresponding bank has been activated (ACTV command). Refer to STATE DIAGRAM.
*7. ACTV command should only be issued after corresponding bank has been precharged (PRE or PALL command).
*8. Required after power up.
*9. MRS command should only be issued after all banks have been precharged (PRE or PALL command), and DQ is in Hi-z. Refer to STATE DIAGRAM.

DQM TRUTH TABLE

Function	Command	CKE		DQML	DQMU
		n-1	n		
Data Write/Output Enable for Lower Byte	ENBL L	H	X	L	X
Data Write/Output Enable for Upper Byte	ENBL U	H	X	X	L
Data Mask/Output Disable for Lower Byte	MASK L	H	X	H	X
Data Mask/Output Disable for Upper Byte	ENBL U	H	X	X	H

CKE TRUTH TABLE

Current State	Function	Notes	Symbol	CKE		$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	A_{11} (BA)	A_{10} (AP)	A_9 - A_0
				n-1	n							
Bank Active	Clock Suspend Mode Entry	*1	CSUS	H	L	X	X	X	X	X	X	X
Any (Except Idle)	Clock Suspend Continue	*1		L	L	X	X	X	X	X	X	X
Clock Suspend	Clock Suspend Mode Exit			L	H	X	X	X	X	X	X	X
Idle	Auto-refresh Command	*2	REF	H	H	L	L	L	H	X	X	X
Idle	Self-refresh Entry	*2, 3	SELF	H	L	L	L	L	H	X	X	X
Self Refresh	Self-refresh Exit	*4	SELFX	L	H	L	H	H	H	X	X	X
				L	H	H	X	X	X	X	X	X
Idle	Power Down Entry	*3	PD	H	L	L	H	H	H	X	X	X
				H	L	H	X	X	X	X	X	X
Power Down	Power Down Exit			L	H	L	H	H	H	X	X	X
				L	H	H	X	X	X	X	X	X

Notes: *1. The CSUS command requires that at least one bank is active. Refer to STATE DIAGRAM.
*2. REF and SELF commands should only be issued after all banks have been precharged (PRE or PALL command). Refer to STATE DIAGRAM.
*3. SELF and PD commands should only be issued after the last read data have been appeared on DQ.
*4. CKE should be held High within t_{RC}.

OPERATION COMMAND TABLE (Applicable to single bank)

Current State	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	Addr	Command	Function	Notes
Idle	H	X	X	X	X	DESL	NOP	
	L	H	H	H	X	NOP	NOP	
	L	H	H	L	X	BST	NOP	
	L	H	L	H	BA, CA, AP	READ/READA	Illegal	*2
	L	H	L	L	BA, CA, AP	WRIT/WRITA	Illegal	*2
	L	L	H	H	BA, RA	ACTV	Bank Active after t_{RCD}	
	L	L	H	L	BA, AP	PRE/PALL	NOP	*6
	L	L	L	H	X	REF/SELF	Auto-refresh or Self-refresh	*3
	L	L	L	L	MODE	MRS	Mode Register Set (Idle after t_{MRD})	*3, 7
Bank Active	H	X	X	X	X	DESL	NOP	
	L	H	H	H	X	NOP	NOP	
	L	H	H	L	X	BST	NOP	
	L	H	L	H	BA, CA, AP	READ/READA	Begin Read: Determine AP	
	L	H	L	L	BA, CA, AP	WRIT/WRITA	Begin Write; Determine AP	
	L	L	H	H	BA, RA	ACTV	Illegal	*2
	L	L	H	L	BA, AP	PRE/PALL	Precharge; Determine Precharge Type	
	L	L	L	H	X	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	

(Continued)

7

Current State	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	Addr	Command	Function	Notes
Read	H	X	X	X	X	DESL	NOP (Continue Burst to End → Bank Active)	
	L	H	H	H	X	NOP	NOP (Continue Burst to End → Bank Active)	
	L	H	H	L	X	BST	Burst Stop → Bank Active	
	L	H	L	H	BA, CA, AP	READ/READA	Terminate Burst, New Read; Determine AP	
	L	H	L	L	BA, CA, AP	WRIT/WRITA	Terminate Burst, Start Write; Determine AP	*4
	L	L	H	H	BA, RA	ACTV	Illegal	*2
	L	L	H	L	BA, AP	PRE/PALL	Terminate Burst, Precharge; → Idle Determine Precharge Type	
	L	L	L	H	X	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	
Write	H	X	X	X	X	DESL	NOP (Continue Burst to End → Bank Active)	
	L	H	H	H	X	NOP	NOP (Continue Burst to End → Bank Active)	
	L	H	H	L	X	BST	Burst Stop → Bank Active	
	L	H	L	H	BA, CA, AP	READ/READA	Terminate Burst, Start Read; Determine AP	
	L	H	L	L	BA, CA, AP	WRIT/WRITA	Terminate Burst, New Write; Determine AP	
	L	L	H	H	BA, RA	ACTV	Illegal	*2
	L	L	H	L	BA, AP	PRE/PALL	Terminate Burst, Precharge; Determine Precharge Type	
	L	L	L	H	X	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	

(Continued)

8

Current State	CS	RAS	CAS	WE	Addr	Command	Function	Notes
Read with Auto-Precharge	H	X	X	X	X	DESL	NOP (Continue Burst to End → Precharge → Idle)	
	L	H	H	H	X	NOP	NOP (Continue Burst to End → Precharge → Idle)	
	L	H	H	L	X	BST	Illegal	
	L	H	L	H	BA, CA, AP	READ/READA	Illegal	
	L	H	L	L	BA, CA, AP	WRIT/WRITA	Illegal	
	L	L	H	H	BA, RA	ACTV	Illegal	*2
	L	L	H	L	BA, AP	PRE/PALL	Illegal	*2
	L	L	L	H	X	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	
Write with Auto-Precharge	H	X	X	X	X	DESL	NOP (Continue Burst to End → Precharge → Idle)	
	L	H	H	H	X	NOP	NOP (Continue Burst to End → Precharge → Idle)	
	L	H	H	L	X	BST	Illegal	
	L	H	L	H	BA, CA, AP	READ/READA	Illegal	
	L	H	L	L	BA, CA, AP	WRIT/WRITA	Illegal	
	L	L	H	H	BA, RA	ACTV	Illegal	*2
	L	L	H	L	BA, AP	PRE/PALL	Illegal	*2
	L	L	L	H	X	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	

(Continued)

9

Current State	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	Addr	Command	Function	Notes
Precharge	H	X	X	X	X	DESL	NOP (Idle after t_RP)	
	L	H	H	H	X	NOP	NOP (Idle after t_RP)	
	L	H	H	L	X	BST	Illegal	
	L	H	L	H	BA, CA, AP	READ/READA	Illegal	*2
	L	H	L	L	BA, CA, AP	WRIT/WRITA	Illegal	*2
	L	L	H	H	BA, RA	ACTV	Illegal	*2
	L	L	H	L	BA, AP	PRE/PALL	NOP (PALL may effect other bank)	*5
	L	L	L	H	X	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	
Bank Activating	H	X	X	X	X	DESL	NOP (Bank Active after t_RCD)	
	L	H	H	H	X	NOP	NOP (Bank Active after t_RCD)	
	L	H	H	L	X	BST	NOP (Bank Active after t_RCD)	
	L	H	L	H	BA, CA, AP	READ/READA	Illegal	*2
	L	H	L	L	BA, CA, AP	WRIT/WRITA	Illegal	*2
	L	L	H	H	BA, RA	ACTV	Illegal	*2
	L	L	H	L	BA, AP	PRE/PALL	Illegal	*2
	L	L	L	H	X	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	

(Continued)

10

(Continued)

Current State	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	Addr	Command	Function	Notes
Refreshing	H	X	X	X	X	DESL	NOP (Idle after t_{RC})	
	L	H	H	X	X	NOP/BST	NOP (Idle after t_{RC})	
	L	H	L	X	X	READ/READA WRIT/WRITA	Illegal	
	L	L	H	X	X	ACTV/ PRE/PALL	Illegal	
	L	L	L	X	X	REF/SELF MRS	Illegal	
Mode Register Setting	H	X	X	X	X	DESL	NOP (Idle after I_{MRD})	
	L	H	H	H	X	NOP	NOP (Idle after I_{MRD})	
	L	H	H	L	X	BST	Illegal	
	L	H	L	X	X	READ/READA/ WRIT/WRITA	Illegal	
	L	L	X	X	X	ACTV/PRE/ PALL/REF/ SELF/MRS	Illegal	

ABBREVIATIONS:

    RA = Row Address   BA = Bank Address
    CA = Column Address AP = Auto Precharge

COMMAND TRUTH TABLE FOR CKE

Current State	CKE n-1	CKE n	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	Addr	Function	Notes
Self-refresh	H	X	X	X	X	X	X	Invalid	
	L	H	H	X	X	X	X	Exit Self-refresh (Self-refresh Recovery → Idle after t_{RC})	
	L	H	L	H	H	H	X	Exit Self-refresh (Self-refresh Recovery → Idle after t_{RC})	
	L	H	L	H	H	L	X	Illegal	
	L	H	L	H	L	X	X	Illegal	
	L	H	L	L	X	X	X	Illegal	
	L	L	X	X	X	X	X	NOP (Maintain Self-refresh)	
Self-refresh Recovery	L	X	X	X	X	X	X	Invalid	
	H	H	H	X	X	X	X	Idel after t_{RC}	
	H	H	L	H	H	H	X	Idel after t_{RC}	
	H	H	L	H	H	L	X	Illegal	
	H	H	L	H	L	X	X	Illegal	
	H	H	L	L	X	X	X	Illegal	
	H	L	X	X	X	X	X	Illegal	

(Continued)

12

Current State	CKE n-1	CKE n	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	Addr	Function	Notes
Power Down	H	X	X	X	X	X		Invalid	
	L	H	H	X	X	X	X	Exit Power Down Mode → Idle	
			L	H	H	H	X		
	L	L	X	X	X	X	X	NOP (Maintain Power Down Mode)	
	L	H	L	L	X	X	X	Illegal	
	L	H	L	H	L	X	X	Illegal	
Both Banks Idle	H	H	H	X	X	X		Refer to the Operation Command Table.	
	H	H	L	H	X	X		Refer to the Operation Command Table.	
	H	H	L	L	H	X		Refer to the Operation Command Table.	
	H	H	L	L	L	H	X	Auto-refresh	
	H	H	L	L	L	L	MODE	Refer to the Operation Command Table.	
	H	L	H	X	X	X	X	Power Down	
	H	L	L	H	H	H	X	Power Down	
	H	L	L	H	H	L	X	Illegal	
	H	L	L	H	L	X		Illegal	
	H	L	L	L	H	X		Illegal	
	H	L	L	L	L	H	X	Self-refresh	
	H	L	L	L	L	L	SPECIAL MODE	Refer to the Operation Command Table.	
	H	L	L	L	L	L	MODE	Refer to the Operation Command Table.	
	L	X	X	X	X	X	X	Invalid	

(Continued)

13

(Continued)

Current State	CKE n-1	CKE n	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	Addr	Function	Notes
Bank Active Bank Activating Read/Write	H	H	X	X	X	X	X	Refer to the Operation Command Table.	
	H	L	X	X	X	X	X	Begin Clock Suspend Next Cycle	
	L	H	X	X	X	X	X	Exit Clock Suspend Next Cycle	
	L	L	X	X	X	X	X	Maintain Clock Suspend	
Clock Suspend	H	X	X	X	X	X	X	Invalid	
	L	H	X	X	X	X	X	Exit Clock Suspend Next Cycle	
	L	L	X	X	X	X	X	Maintain Clock Suspend	
Any State Other Than Listed Above	L	X	X	X	X	X	X	Invalid	
	H	H	X	X	X	X	X	Refer to the Operation Command Table.	
	H	L	X	X	X	X	X	Begin Clock Suspend Next Cycle	

Notes: 1. All entries assume the CKE was High during the proceeding clock cycle and the current clock cycle.
2. Illegal to bank in specified state; entry may be legal in the bank specified by BA, depending on the state of that bank.
3. Illegal if any bank is not idle.
4. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
5. NOP to bank precharging or in idle state.
   May precharge bank spesified by BA (and AP).
6. SELF command should only be issued after the last read data have been appeared on DQ.
7. MRS command should only be issued on condition that all DQ are in Hi-Z.

14

MINIMUM CLOCK LATENCY OR DELAY TIME FOR 1 BANK OPERATION

First command \ Second command (opposite bank)	MRS	ACTV	READ	READA	WRIT	WRITA	PRE	PALL	REF	SELF
MRS	I_{MRD}	I_{MRD}							I_{MRD}	I_{MRD}
ACTV			t_{RCD}	t_{RCD}	t_{RCD}	t_{RCD}	t_{RAS}	t_{RAS}		
READ			1	1	1 [*1]	1 [*1]	1	1		
READA	BL + t_{RP} [*2]	BL + t_{RP} [*2]							BL + t_{RP} [*2]	BL + t_{RP} [*2]
WRIT			t_{WR}	t_{WR}	1	1	t_{RWL}	t_{RWL}		
WRITA	BL + t_{RWL} + t_{RP}	BL + t_{RWL} + t_{RP}							BL + t_{RWL} + t_{RP}	BL + t_{RWL} + t_{RP}
PRE	t_{RP} [*3]	t_{RP} [*3]							t_{RP} [*3]	t_{RP} [*3]
PALL	t_{RP} [*3]	t_{RP} [*3]							t_{RP} [*3]	t_{RP} [*3]
REF	t_{RC}	t_{RC}							t_{RC}	t_{RC}
SELF	t_{PDE} + t_{RC}	t_{PDE} + t_{RC}							t_{PDE} + t_{RC}	t_{PDE} + t_{RC}

Notes:
*1. Assume no I/O conflict.
*2. If $t_{RP} \leq t_{CK}$, minimum latency is a sum of BL + CL.
*3. Assume output is in High-Z state.

▨ Illegal Command

15

MINIMUM CLOCK LATENCY OR DELAY TIME FOR 2 BANK OPERATION

First command \ Second command (opposite bank)	MRS	ACTV	READ	READA	WRIT	WRITA	PRE	PALL	REF	SELF
MRS	t_{MRD}	t_{MRD}							t_{MRD}	t_{MRD}
ACTV		t_{RRD} [1]	1 [2]	1 [2]	1 [2]	1 [2]	1 [7]	t_{RAS}		
READ		1 [1]	1 [2]	1 [2]	1 [2,3]	1 [2,3]	1 [7]	t_{RAS}		
READA		1 [1]					1		BL + t_{RP} [1,4]	BL + t_{RP} [1,4]
WRIT		1 [1]	1 [2]	1 [2]	1 [2]	1 [2]	1 [7]	t_{RAS}		
WRITA		1 [1]					1		BL + 1 + t_{RP} [1]	BL + 1 + t_{RP} [1]
PRE	t_{RP} [1]	1 [1]	1 [2]	1 [2]	1 [2]	1 [2]	1	t_{RAS}	t_{RP} [1]	t_{RP} [1]
PALL	t_{RP} [5]	t_{RP} [1]					1	1	t_{RP} [1,6]	t_{RP} [1,6]
REF	t_{RC}	t_{RC}							t_{RC}	t_{RC}
SELF	t_{RC}	t_{RC}							t_{RC}	t_{RC}

Notes:
- *1. Assume opposite bank is in idle state.
- *2. Assume opposite bank is in active state.
- *3. Assume no I/O conflict.
- *4. If $t_{RP} \leq t_{CK}$, minimum latency is a sum of BL + CL.
- *5. Assume PALL command dose not affect any operation on opposite bank.
- *6. Assume Output is in High-Z sate.
- *7. Assume t_{RAS} of opposite bank is satisfied.

▨ Illegal Command

16

Fig. 2 – STATE DIAGRAM (Simplified for Single Bank Operation State Diagram)

DEFINITION OF ALLOWS

Manual Input — Automatic Sequence

■ FUNCTIONAL DESCRIPTION

SDRAM BASIC FUNCTION

Three major differences between this SDRAM and conventional DRAMs are: synchronized operation, burst mode, and mode register.

The **synchronized operation** is the fundamental difference. An SDRAM uses a clock input for the synchronization, where the DRAM is basically asynchronous memory although it has been using two clocks, $\overline{RAS}$ and $\overline{CAS}$. Each operation of DRAM is determined by their timing phase difference while each operation of SDRAM is determined by commands and all operations are referenced to a positive clock edge. Fig 3 show the basic timing diagram differences between SDRAMs and DRAMs.

The **burst mode** is a very high speed access mode utilizing an internal column address generator. Once a column addresses for the first access is set, following addresses are automatically generated by the internal column address counter.

The **mode register** is to justify the SDRAM operation and function into desired system conditions. MODE REGISTER TABLE shows how SDRAM can be configured for system requirement by mode register programming.

CLOCK (CLK) and CLOCK ENABLE (CKE)

All input and output signals of SDRAM use register type buffers. A CLK is used as a trigger for the register and internal burst counter increment. All inputs are latched by a positive edge of CLK. All outputs are validated by the CLK. CKE is a high active clock enable signal. When CKE = Low is latched at a clock input during active cycle, the next clock will be internally masked. During idle state (all banks have been precharged), the power Down mode (standby) is entered with CKE = Low and this will make extremely low standby current.

CHIP SELECT ($\overline{CS}$)

$\overline{CS}$ enables all commands inputs, $\overline{RAS}$, $\overline{CAS}$, and $\overline{WE}$, and address input. When $\overline{CS}$ is High, command signals are negated but internal operation such as burst cycle will not be suspended. If such a control isn't needed, $\overline{CS}$ can be tied to ground level.

COMMAND INPUTS ($\overline{RAS}$, $\overline{CAS}$ and $\overline{WE}$)

Unlike a conventional DRAM, $\overline{RAS}$, $\overline{CAS}$, and $\overline{WE}$ do not directly imply SDRAM operation, such as Row address strobe by $\overline{RAS}$. Instead, each combination of $\overline{RAS}$, $\overline{CAS}$, and $\overline{WE}$ input in conjunction with $\overline{CS}$ input at a rising edge of the CLK determines SDRAM operation. Refer to FUNCTION TRUTH TABLE in page 5.

ADDRESS INPUTS (A_0 to A_{10})

Address input selects an arbitrary location of a total of 524,288 words of each memory cell matrix. A total of nineteen address input signals are required to decode such a matrix. SDRAM adopts an address multiplexer in order to reduce the pin count of the address line. At a Bank Active command (ACTV), eleven Row addresses are initially latched and the remainder of eight Column addresses are then latched by a Column address strobe command of either a Read command (READ or READA) or Write command (WRIT or WRITA).

BANK SELECT (A_{11})

This SDRAM has two banks and each bank is organized as 512K words by 16-bit.
Bank selection by A_{11} occurs at Bank Active command (ACTV) followed by read (READ or READA), write (WRIT or WRITA), and precharge command (PRE).

18

DATA INPUTS AND OUTPUTS (DQ$_0$ to DQ$_{15}$)

Input data is latched and written into memory at the clock following the write command input. Data output is obtained by the following conditions followed by a read command input:

t_{RAC} ; from the bank active command when t_{RCD} (min) is satisfied. (This parameter is reference only.)
t_{CAC} ; from the read command when t_{RCD} is greater than t_{RCD} (min).
t_{AC} ; from the clock edge after t_{RAC} and t_{CAC}.

The polarity of the output data is identical to that of the input. Data is valid between access time (determined by the three conditions above) and the next positive clock edge (t_{OH}).

DATA I/O MASK (DQML/DQMU)

DQML and DQMU are active high enable inputs and have an output disable and input mask function. During burst cycle and when DQML/DQMU = High is latched by a clock, input is masked at the same clock and output will be masked at the second clock later while internal burst counter will increment by one or will go to the next stage depending on burst type.
DQML controls lower byte (DQ$_0$ to DQ$_7$) and DQMU (DQ$_8$ to DQ$_{15}$) controls upper byte.

BURST MODE OPERATION AND BURST TYPE

The burst mode provides faster memory access. The burst mode is implemented by keeping the same Row address and by automatic strobing column address. Access time and cycle time of Burst mode is specified as t_{AC} and t_{CK}, respectively. The internal column address counter operation is determined by a mode register which defines burst type and burst count length of 1,2, 4 or 8 bits of boundary. In order to terminate or to move from the current burst mode to the next stage while the remaining burst count is more than 1, the following combinations will be required:

Current Stage	Next Stage	Method (Assert the following command)	
Burst Read	Burst Read	Read Command	
Burst Read	Burst Write	1st Step	Mask Command (Normally 3 clock cycles)
		2nd Step	Write Command after t_{OWD}
Burst Write	Burst Write	Write Command	
Burst Write	Burst Read	Read Command	
Burst Read	Precharge	Precharge Command	
Burst Write	Precharge	Precharge Command	

The burst type can be selected either sequential or interleave mode if burst length is 2, 4 or 8. The sequential mode is an incremental decoding scheme within a boundary address to be determined by count length, it assigns+1 to the previous (or initial) address until reaching the end of boundary address and then wraps round to least significant address(= 0). The interleave mode is a scrambled decoding scheme for A$_0$ and A$_2$. If the first access of column address is even (0), the next address will be odd (1), or vice-versa.

19

BURST MODE OPERATION AND BURST TYPE (Continued)

When the full burst operation is executed at single write mode, Auto-precharge command is valid only at write operation.

The burst type can be selected either sequential or interleave mode. But only the sequential mode is usable to the full column burst.

The sequential mode is an incremental decoding scheme within a boundary address to be determined by burst length, it assigns+1 to the previous (or initial) address until reaching the end of boundary address and then wraps round to least significant address(=0).

Burst Length	Starting Column Address A_2 A_1 A_0	Sequential Mode	Interleave
2	X X 0	0 – 1	0 – 1
	X X 1	1 – 0	1 – 0
4	X 0 0	0 – 1 – 2 – 3	0 – 1 – 2 – 3
	X 0 1	1 – 2 – 3 – 0	1 – 0 – 3 – 2
	X 1 0	2 – 3 – 0 – 1	2 – 3 – 0 – 1
	X 1 1	3 – 0 – 1 – 2	3 – 2 – 1 – 0
8	0 0 0	0 – 1 – 2 – 3 – 4 – 5 – 6 – 7	0 – 1 – 2 – 3 – 4 – 5 – 6 – 7
	0 0 1	1 – 2 – 3 – 4 – 5 – 6 – 7 – 0	1 – 0 – 3 – 2 – 5 – 4 – 7 – 6
	0 1 0	2 – 3 – 4 – 5 – 6 – 7 – 0 – 1	2 – 3 – 0 – 1 – 6 – 7 – 4 – 5
	0 1 1	3 – 4 – 5 – 6 – 7 – 0 – 1 – 2	3 – 2 – 1 – 0 – 7 – 6 – 5 – 4
	1 0 0	4 – 5 – 6 – 7 – 0 – 1 – 2 – 3	4 – 5 – 6 – 7 – 0 – 1 – 2 – 3
	1 0 1	5 – 6 – 7 – 0 – 1 – 2 – 3 – 4	5 – 4 – 7 – 6 – 1 – 0 – 3 – 2
	1 1 0	6 – 7 – 0 – 1 – 2 – 3 – 4 – 5	6 – 7 – 4 – 5 – 2 – 3 – 0 – 1
	1 1 1	7 – 0 – 1 – 2 – 3 – 4 – 5 – 6	7 – 6 – 5 – 4 – 3 – 2 – 1 – 0

FULL COLUMN BURST AND BURST STOP COMMAND (BST)

The full column burst is an option of burst length and available only at sequential mode of burst type. This full column burst mode is repeatedly access to the same column. If burst mode reaches end of column address, then it wraps round to first column address (=0) and continues to count until interrupted by the news read (READ)/write (WRIT/ BWRIT), precharge (PRE), or burst stop (BST) command. The selection of auto-precharge option is illegal during the full column burst operation except write command at BURST READ & SINGLE WRITE mode.

The BST command is applicable to terminated the burst operation. If the BST command is asserted during the burst mode, its operation is terminated immediately and the internal state moves to Bank Active.

When read mode is interrupted by BST command, the output will be in High-Z.
For the detail rule, please refer to Timing Diagram-8.
When write mode is interrupted by BST command, the data to be applied at the same time with BST command will be ignored.

BURST READ & SINGLE WRITE

The burst read and single write mode provides single word write operation regardless of its burst length. In this mode, burst read operation does not be affected by this mode.

20

PRECHARGE AND PRECHARGE OPTION (PRE, PALL)

SDRAM memory core is the same as conventional DRAMs', requiring precharge and refresh operations. Precharge rewrites the bit line and to reset the internal Row address line and is executed by the Precharge command (PRE). With the Precharge command, SDRAM will automatically be in standby state after precharge time (t_{RP}).

The precharged bank is selected by combination of AP and A_{11} when Precharge command is asserted. If AP = High, both banks are precharged regardless of A_{11} (PALL). If AP = Low, a bank to be selected by A_{11} is precharged (PRE).

The auto-precharge enters precharge mode at the end of burst mode of read or write without Precharge command assertion.

This auto precharge is entered by AP = High when a read or write command is asserted. Refer to FUNCTION TABLE.

AUTO-REFRESH (REF)

Auto-refresh uses the internal refresh address counter. The SDRAM Auto-refresh command (REF) generates Precharge command internally. All banks of SDRAM should be precharged prior to the Auto-refresh command. The Auto-refresh command should also be asserted every 16 µs or a total 2,048 refresh commands within a 32.8 ms period.

SELF-REFRESH ENTRY (SELF)

Self-refresh function provides automatic refresh by an internal timer as well as Auto-refresh and will continue the refresh function until cancelled by SELFX.

The Self-refresh is entered by applying an Auto-refresh command in conjunction with CKE = Low (SELF). Once SDRAM enters the self-refresh mode, all inputs except for CKE will be "don't care" (either logic high or low level state) and outputs will be in a High-Z state. During a self-refresh mode, CKE = Low should be maintained. SELF Command should only be issued after last read data has been appeared on DQ.

SELF-REFRESH EXIT (SELFX)

To exit self-refresh mode, apply minimum t_{PDE} after CKE brought high, and then the NOP command (NOP) or the Deselect command (DESL) should be asserted within one t_{RC} period. CKE should be held High within one t_{RC} period after t_{PDE}. Refer to Timing Diagram for the detail.

It is recommended to assert an Auto-refresh command just after the t_{RC} period to avoid the violation of refresh period.

MODE REGISTER SET (MRS)

The mode register of SDRAM provides a variety of different operations. The register consists of four operation fields; Burst Length, Burst Type, CAS latency, and Operation Code. Refer to MODE REGISTER TABLE in page 31.

The mode register can be programmed by the Mode Register Set command (MRS). Each field is set by the address line. Once a mode register is programmed, the contents of the register will be held until re-programmed by another MRS command (or part loses power). MRS command should only be issued on condition that all DQ is in Hi-Z.

The condition of the mode register is undefined after the power-up stage. It is required to set each field after initialization of SDRAM.
Refer to POWER-UP INITIALIZATION below.

POWER-UP INITIALIZATION

The SDRAM internal condition after power-up will be undefined. It is required to follow the following Power On Sequence to execute read or write operation.

1. Apply power and start clock. Attempt to maintain either NOP or DESL command at the input.
2. Maintain stable power, stable clock, and NOP condition for a minimum of 200 µs.
3. Precharge all banks by Precharge (PRE) or Precharge All command (PALL).
4. Assert minimum of 8 Auto-refresh command (REF).
5. Program the mode register by Mode Register Set command (MRS).

In addition, it is recommended DQM and CKE to track V_{CC} to insure that output is High-Z state. The mode register set command (MRS) can be set before 8 Auto-refresh command (REF).

Fig. 3 – BASIC TIMING FOR CONVENTIONAL DRAM VS SYNCHRONOUS DYNAMIC RAM

<SDRAM>

<Conventional DRAM>

22

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit	Parameter
Voltage of V_{CC} Supply Relative to V_{SS}	V_{CC}, V_{CCQ}	−0.5 to +4.6	V	Voltage of V_{CC} Supply Relative to V_{SS}
Voltage at Any Pin Relative to V_{SS}	V_{IN}, V_{OUT}	−0.5 to +4.6	V	Voltage at Any Pin Relative to V_{SS}
Short Circuit Output Current	I_{OUT}	±50	mA	Short Circuit Output Current

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS
(Referenced to V_{SS})

Parameter	Notes	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage		V_{CC}, V_{CCQ}	3.0	3.3	3.6	V
		V_{SS}, V_{SSQ}	0	0	0	V
Input High Voltage	*1	V_{IH}	2.0	—	V_{CC} + 0.5	V
Input Low Voltage	*2	V_{IL}	−0.5	—	0.8	V
Ambient Temperature		T_A	0	—	70	°C

Notes: *1. Overshoot limit : V_{IH} (max) = TBD.
*2. Undershoot limit : V_{IL} (min) = −1.5 V with a pulsewidth ≤ 5 ns.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

■ CAPACITANCE

(T_A = 25°C, f = 1 MHz)

Parameter	Symbol	Typ.	Max.	Unit
Input Capacitance, Address	C_{IN1}	—	4	pF
Input Capacitance, Except for address	C_{IN2}	—	4	pF
I/O Capacitance	$C_{I/O}$	—	7	pF

23

■ DC CHARACTERISTICS
(At recommended operating conditions unless otherwise noted.) Notes 1, 2

Parameter		Symbol	Condition	Value Min.	Value Max.	Unit
Output High Voltage		$V_{OH(DC)}$	$I_{OH} = -2$ mA	2.4	—	V
Output Low Voltage		$V_{OL(DC)}$	$I_{OL} = 2$ mA	—	0.4	V
Input Leakage Current (any input)		I_{LI}	$0\ V \leq V_{IN} \leq V_{CC}$; All other pins not under test = 0 V	−10	10	µA
Output Leakage Current		I_{LO}	$0\ V \leq V_{IN} \leq V_{CC}$; Data out disabled	−10	10	µA
Operating Current (Average Power Supply Current)	MB811171622E-125	I_{CC1S}	No Burst ; t_{CK} = min t_{RC} = min One bank active $0\ V \leq V_{IN} \leq V_{CC}$	—	90	mA
	MB811171622E-100				85	
	MB811171622E-84				80	
	MB811171622E-67				75	
	MB811171622E-125	I_{CC1D}	No Burst ; t_{CK} = min t_{RC} = min All banks active $0\ V \leq V_{IN} \leq V_{CC}$	—	140	mA
	MB811171622E-100				130	
	MB811171622E-84				120	
	MB811171622E-67				110	
Precharge Standby Current (Power Supply Current)		I_{CC2P}	$CKE = V_{IL}$ All banks idle t_{CK} = min Power down mode $0\ V \leq V_{IN} \leq V_{CC}$	—	2	mA
		I_{CC2N}	$CKE = V_{IH}$ All banks idle t_{CK} = min $0\ V \leq V_{IN} \leq V_{CC}$	—	30	mA
Active Standby Current (Power Supply Current)		I_{CC3P}	$CKE = V_{IL}$ Any bank active t_{CK} = min $0\ V \leq V_{IN} \leq V_{CC}$	—	30	mA
		I_{CC3N}	$CKE = V_{IH}$ Any bank active t_{CK} = min $0\ V \leq V_{IN} \leq V_{CC}$	—	50	mA
Burst mode Current (Average Power Supply Current)	MB811171622E-125	I_{CC4}	t_{CK} = min $0\ V \leq V_{IN} \leq V_{CC}$	—	150	mA
	MB811171622E-100				135	
	MB811171622E-84				125	
	MB811171622E-67				115	

(Continued)

24

(Continued)

Parameter		Symbol	Condition	Value		Unit
				Min.	Max.	
Refresh Current #1 (Average Power Supply Current)	MB811171622E-125	I_{CC5}	Auto-Refresh ; t_{CK} = min t_{RC} = min $0\ V \leq V_{IN} \leq V_{CC}$	—	120	mA
	MB811171622E-100				110	
	MB811171622E-84				100	
	MB811171622E-67				90	
Refresh Current #2 (Average Power Supply Current)		I_{CC6}	Self-Refresh ; CKE = V_{IL} $0\ V \leq V_{IN} \leq V_{CC}$	—	2	mA

25

■ AC CHARACTERISTICS
(At recommended operating conditions unless otherwise noted.) Note 2, 3, 4

Parameter		Notes	Symbol	MB811171622E-125		MB811171622E-100		MB811171622E-84		MB811171622E-67		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Clock Period	CAS Latency = 2		t_{CK}	12	—	15	—	17	—	20	—	ns
	CAS Latency = 3			8		10		12		15		ns
Clock High Time			t_{CH}	3.5	—	4	—	4	—	4	—	ns
Clock Low Time			t_{CL}	3.5	—	4	—	4	—	4	—	ns
Input Setup Time			t_{SI}	3	—	3	—	3	—	3	—	ns
Input Hold Time			t_{HI}	1	—	1	—	1	—	1	—	ns
Acess Time from Clock (t_{CK} = min) *5, 6	CAS Latency = 2		t_{AC}	—	9	—	9	—	9	—	10	ns
	CAS Latency = 3				7.5		8.5		8.5		9	ns
Output in Low-Z		*7	t_{LZ}	2	—	3	—	3	—	3	—	ns
Output in High-Z		*7	t_{HZ}	2	—	3	—	3	—	3	—	ns
Output Hold Time		*7	t_{OH}	2	—	3	—	3	—	3	—	ns
Time between Refresh			t_{REF}	—	32.8	—	32.8	—	32.8	—	32.8	ms
Transition Time			t_{T}	0.5	2	0.5	2	0.5	2	0.5	2	ns
Power Down Exit Time			t_{PDE}	3	—	3	—	4	—	5	—	ns

BASE VALUES FOR CLOCK COUNT/LATENCY

Parameter	Notes	Symbol	MB811171622E -125		MB811171622E -100		MB811171622E -84		MB811171622E -67		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
$\overline{RAS}$ Cycle Time	*8	t_{RC}	75	—	90	—	100	—	110	—	ns
$\overline{RAS}$ Access Time	*9	t_{RAC}	—	45	—	54	—	56	—	60	ns
$\overline{CAS}$ Access Time	*10,13	t_{CAC}	—	21	—	24	—	26	—	30	ns
$\overline{RAS}$ Precharge Time		t_{RP}	27	—	30	—	35	—	40	—	ns
$\overline{RAS}$ Active Time		t_{RAS}	48	100000	60	100000	65	100000	70	100000	ns
$\overline{RAS}$ to $\overline{CAS}$ Delay Time *11		t_{RCD}	24	—	30	—	30	—	30	—	ns
Write Recovery Time		t_{WR}	8	—	10	—	12	—	15	—	ns
Write to Precharge Delay Time		t_{RWL}	8	—	10	—	12	—	15	—	ns
$\overline{RAS}$ to $\overline{RAS}$ Bank Active Delay Time		t_{RRD}	24	—	30	—	30	—	30	—	ns

CLOCK COUNT FORMULA   Note 13

$$Clock \geq \frac{Base\ Value}{Clock\ Period} \quad \text{(Round off a whole number)}$$

LATENCY - FIXED VALUES
(The latency values on these parameters are fixed regardless of clock period.)

Parameter	Notes	Symbol	MB81116822E -125	MB81116822E -100	MB81116822E -87	MB81116822E -67	Unit
CKE to Clock Disable		I_{CKE}	1	1	1	1	cycle
DQM to Output in High-Z		I_{DQZ}	2	2	2	2	cycle
DQM to Input Data Delay		I_{DQD}	0	0	0	0	cycle
Last Output to Write Command Delay		I_{OWD}	2	2	2	2	cycle
Write Command to Input Data Delay		I_{DWD}	0	0	0	0	cycle
Precharge to Output in High-Z Delay	CL = 2	I_{ROH}	2	2	2	2	cycle
	CL = 3		3	3	3	3	cycle
Burst Stop Command to Output in High-Z Delay	CL = 2	I_{BSH}	2	2	2	2	cycle
	CL = 3		3	3	3	3	cycle
Mode Register Access to Banks Active		I_{MRD}	2	2	2	2	cycle
$\overline{CAS}$ to $\overline{CAS}$ Delay (min)		I_{CCD}	1	1	1	1	cycle
$\overline{CAS}$ Bank Delay (min)		I_{CBD}	1	1	1	1	cycle

Notes: *1. I_{CC} depends on the output termination or load conditions, clock cycle rate, and signal clocking rate and address change; The specified values are obtained with the output open and no termination register and one time address change.

*2. An initial pause (DESL or NOP) of 200 μs is required after power-up followed by a minimum of eight Auto-refresh cycles.

*3. AC characteristics assume t_T = 1 ns and 50 pF of capacitive load.

*4. 1.4 V is the reference level for measuring timing of input signals. Transition times are measured between V_{IH} (min) and V_{IL} (max).

*5. Maximum value of CL = 2 depends on t_{CK}.

*6. t_{AC} also specifies the access time at burst mode except for first access.

*7. Specified where output buffer is no longer driven. t_{OH}, t_{LZ} and t_{HZ} define the time at which the output level achieves ±200 mV.

*8. Actual clock count of t_{RC} (I_{RC}) will be sum of clock count of t_{RAS} (I_{RAS}) and t_{RP} (I_{RP}).

*9. t_{RAC} is a reference value. Maximum value is obtained from the sum of t_{RCD} (min) and t_{CAC} (max).

*10. t_{CAC} is a reference value.

*11. Operation within the t_{RCD} (min) ensures that t_{RAC} can be met; if t_{RCD} is greater than the specified t_{RCD} (min), access time is determined by t_{CAC} or t_{AC}.

*12. All base values are measured from the clock edge at the command input to the clock edge for the next command input. All clock counts are calculated by a simple formula: clock count equals base value divided by clock period (round off to a whole number).

*13. The t_{CAC} depend on the CAS Latency.

28

Fig. 4 – EXAMPLE OF AC TEST LOAD CIRCUIT

$R1 = 500\ \Omega$

Output ──●──/\/\/\── 1.4 V

$CL = 50\ pF$

LVTTL

Note: AC characteristics are measured in this condition. This load circuits are not applicable for V_{OH} and V_{OL}.

29

## Fig. 5 – TIMING DIAGRAM, SETUP, HOLD AND DELAY TIME

Note: Reference level of input signal is 1.4 V for LVTTL.
Access time is measured at 1.4 V for LVTTL.

Fig. 6 – TIMING DIAGRAM, DELAY TIME FOR POWER DOWN EXIT

30

Fig. 7 – TIMING DIAGRAM, PULSE WIDTH

CLK

$t_{PDE}, t_{RP}, t_{RAS}, t_{RCD}, t_{RWL}, t_{RRD}$

Input
(Control)

Command

Command

Note: This parameter is a limit value of the rising edge of the clock from one command input to next input. t_{PDE} is the latency value from the rising edge of CKE.
Measurement reference voltage is 1.4 V.

Fig. 8 – TIMING DIAGRAM, ACCESS TIME

CLK

t_{RAC}

$\overline{RAS}$

t_{RCD}

t_{CAC}

$\overline{CAS}$

(CAS Latency −1) × t_{CK}

t_{AC}

DQ
(Output)

Q(Valid)

Note: t_{RAC} is a reference value. Data can be obtained after both t_{CAC} and t_{AC} are satisfied.

31

■ MODE REGISTER TABLE

MODE REGISTER SET

A_{11}	A_{10}	A_9	A_8	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0	ADDRESS
0	0	Op-code	0	0		CL		BT		BL		MODE REGISTER

A_6	A_5	A_4	CAS Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2
0	1	1	3
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved

A_2	A_1	A_0	Burst Length	
			BT=0	BT=1
0	0	0	1	Reserved
0	0	1	2	2
0	1	0	4	4
0	1	1	8	8
1	0	0	Reserved	Reserved
1	0	1	Reserved	Reserved
1	1	0	Reserved	Reserved
1	1	1	Full Column	Reserved

A_9	Op-code
0	Burst Read & Burst Write
1	Burst Read & Single Write

A_3	Burst Type
0	Sequential (Wrap round, Binary-up)
1	Interleave (Wrap round, Binary-up)

Note: When A_9 = 1, burst length at Write is always one regardless of BL value.

32

TIMING DIAGRAM – 1 : CLOCK ENABLE - READ AND WRITE SUSPEND (@ BL = 4)

CLK

CKE

I_{CKE} (1 clock)[1] I_{CKE} (1 clock)[1]

CLK
(Internal)

2   2

DQ
(Read)   Q1 | Q2 | (No change)[2] | Q3 | (No change)[2] | Q4

DQ
(Write)   D1 | Not Written[3] | D2 | Not Written[3] | D3 | D4

Notes: 1. The latency of CKE (I_{CKE}) is one clock.
2. During read mode, burst counter will not be incremented/decremented at the next clock of CSUS command. Output remain the same data.
3. During the write mode, data at the next clock of CSUS command is ignored.

TIMING DIAGRAM – 2 : CLOCK ENABLE - POWER DOWN ENTRY AND EXIT

CLK

t_{PDE} 1 clock
(min)

CKE

Command   NOP[1] | PD(NOP)[2] | Don't Care | NOP[3] | NOP[3] | ACTV

t_{REF} (max)

Notes: 1. Precharge command (PRE or PALL) should be asserted if any bank is active and in the burst mode.
2. Precharge command can be posted in conjunction with CKE after the last read data have been appeared on DQ.
3. The ACTV command can be latched after t_{PDE} (min) + 1 clock (min). It is recommended to apply NOP command in conjunction with CKE.

33

TIMING DIAGRAM – 3 : COLUMN ADDRESS TO COLUMN ADDRESS INPUT DELAY


Note: $\overline{CAS}$ to $\overline{CAS}$ address delay can be one or more clock period.

**TIMING DIAGRAM – 4 : DIFFERENT BANK ADDRESS INPUT DELAY**

34

## TIMING DIAGRAM – 5 : DQM - INPUT MASK AND OUTPUT DISABLE (@ BL = 4)

CLK

DQML-DQMU
(@ Read)

I_{DQZ} (2 clocks)

DQ
(@ Read)

Q1 Q2 Hi-Z Q4

End of burst

DQML-DQMU
(@ Write)

I_{DQD} (same clock)

DQ
(@ Write)

D1 Masked D3 D4

End of burst

TIMING DIAGRAM – 6 : PRECHARGE TIMING (APPLIED TO THE SAME BANK)

CLK

t_{RAS} (min)

Command

ACTV Precharge

TIMING DIAGRAM – 7 : READ INTERRUPTED BY PRECHARGE (EXAMPLE @ CL = 2, BL = 4)

Note: In case of CL = 2, the I_{ROH} are 2 clock.
In case of CL = 3, the I_{ROH} are 3 clock.

36

**TIMING DIAGRAM – 8 : READ INTERRUPTED BY BURST STOP (EXAMPLE @ BL = Full Column)**

CLK

Command
(CL = 2)

BST

t_{BSH} (2 clocks)

DQ

Q_{n-2} Q_{n-1} Q_n Q_{n+1}

Hi-Z

Command
(CL = 3)

BST

t_{BSH} (3 clocks)

DQ

Q_{n-2} Q_{n-1} Q_n Q_{n+1} Q_{n+2}

Hi-Z

Note: The selection of auto-precharge option is illegal during the burst operation except write command at BURST READ & SINGLE WRITE mode.

TIMING DIAGRAM – 9 : WRITE INTERRUPTED BY BURST STOP (EXAMPLE @ BL = 2)

CLK

Command

BST Command

DQ

Last
Data-In

Masked
by BST

37

TIMING DIAGRAM – 10 : WRITE INTERRUPTED BY PRECHARGE (EXAMPLE @ CL = 3)

CLK

Command   Precharge   Active

t_{RWL} (min) t_{RP} (min)

DQ   Data-In   Last Data-In   Masked by PRE

Note: The precharge command (PRE) should only be issued after the t_{RWL} of final data input, is satisfied.

TIMING DIAGRAM – 11 : READ INTERRUPTED BY WRITE (EXAMPLE @ CL = 3, BL = 4)

CLK

I_{OWD} (2 clocks)

Command   Read   Write

DQM   Note 1   Note 2   Note 3

I_{DQZ} (2 clocks) I_{DWD} (same clock)

DQ   Data Out   Masked   Data In   Data In

Notes: First DQM makes high impedance state High-Z between last output and first input data.
2. Second DQM makes internal output data mask to avoid bus contention.
3. Third DQM in illustrated above also makes internal output data mask. If burst read ends (final data output) at or after the second clock of burst write, this third DQM is required to avoid internal bus contention.

38

TIMING DIAGRAM – 12 : WRITE TO READ TIMING (EXAMPLE @ CL = 3, BL = 4)

CLK

t_{WR} (min)

Command — Write — Read

DQM

t_{CAC} (min)

DQ — D1 — D2 — D3 Masked by Read — Q1 — Q2

Note: Read command should be issued after t_{WR} of final data input is satisfied if Read command is applied to the same bank.

**TIMING DIAGRAM – 13 : READ WITH AUTO-PRECHARGE
(EXAPLE @ CL = 2, BL = 2 Applied to same bank)**

CLK

t_{RAS} (min) t_{RP} (min)

Command — ACTV — READA — NOP or DESL — ACTV

2 clocks
(same Value as BL)

DQM
(DQMU/
DQML)

DQ — Q1 — Q2

Note: Precharge at read with Auto-precharge command (READA) is started from number of clocks that is the same as Burst length (BL) after READA command is asserted.

39

TIMING DIAGRAM – 14 : WRITE WITH AUTO-PRECHARGE
(EXAMPLE @ CL = 2, BL = 2 Applied to same bank)

CLK

t_{RAS} (min) − t_{RWL} (min) t_{RWL} (min) + t_{RP} (min)

Command   ACTV   WRITA   NOP or DESL   ACTV

DQM
(DQMU/
DQML)

DQ   D1   D2

Note: Precharge at write with auto-precharge is started after the t_{RWL} from the end of burst.
Even if the final data is masked by DQM, the precharge does not start the clock of final data input.
Once Auto-precharge command is asserted, no new command within the same bank can be issued.
Auto-precharge command doesn't affect at full column burst operation except Burst Read & Single Write mode.

TIMING DIAGRAM – 15 : AUTO-REFRESH TIMING

CLK

Command   REF [1]   NOP [3]   NOP   NOP   REF   NOP   Command [4]

t_{RC} (min) t_{RC} (min)

A_{11} (BA)   Don't Care   Don't Care   BA

Notes: 1. All banks should be precharged prior to the first Auto-refresh command (REF).
2. Bank select is ignored at REF command. The refresh address is selected by internal refresh counter, and both banks are internally selected simultaneously.
3. Either NOP or DESL command should be asserted during t_{RC} period while auto-refresh mode.
4. The activation command such as ACTV or MRS command other than REF command should be asserted after t_{RC} from the last REF command.

TIMING DIAGRAM – 16 : SELF-REFRESH ENTRY AND EXIT TIMING

Notes: 1. Precharge command (PRE or PALL) should be asserted if any bank is active prior to Self-refresh Entry command (SELF).
2. The Self-refresh Exit command (SELFX) is latched after t_{PDE} (min). It is recommended to apply NOP command in conjunction with CKE.
3. Either NOP or DESL command can be used during t_{RC} period.
4. CKE should be held High within one t_{RC} period after t_{PDE}.

## TIMING DIAGRAM – 17 : MODE REGISTER SET TIMING

Note: The Mode Register Set command (MRS) should be only asserted after all banks have been precharged.

41

■ PACKAGE DIMENSIONS

50-LEAD PLASTIC FLAT PACKAGE
(CASE No.: FPT-50P-M05)

*: Resin protrusion. (Each side: 0.15 (.006) MAX)

Details of "A" part

0.15(.006)

0.25(.010)

0.10(.004) MAX

0.40(.016) MAX

INDEX

"A"

LEAD No. ①

*20.95±0.10
(.825±.004)

1.15±0.05
(.045±.002)

0.30±0.10
(.012±.004)   ⊕ 0.13(.005) Ⓜ

11.76±0.20
(.463±.008)

10.16±0.10
(.400±.004)

0.125±0.05
(.005±.002)

0.80(.031)
TYP.

▢ 0.10(.004)

19.20(.756)
REF.

0.05(.002)MIN
(STAND OFF)

0.50±0.10
(.020±.004)

10.76±0.20
(.424±.008)

© 1995 FUJITSU LIMITED F50005S-2C-1

Dimensions in mm (inches)

42