

HD29050

Dual Differential Line Drivers / Receivers With 3 State Outputs

The HD29050 features differential line drivers / receivers with three state output designed to meet the spec of EIA RS – 422A and 423A. Each device has two drivers / receivers in a 16 pin package. The device becomes in enable state when active high for a driver and active low for a receiver.

Features


Driver

- Built in current restriction when short circuit
- Power up / down protection.
- High output current $I_{OH} = -40 \text{ mA}$
 $I_{OL} = 40 \text{ mA}$

Receiver

- Input hysteresis (Typ. 50 mV)
- In phase input voltage $\pm 200 \text{ mV}$ of input sensitivity in the range $-7 \text{ to } +12 \text{ V}$.

Pin Arrangement



Function Table

Drivers			
Input A	Enable	Output Y	Output Z
L	H	L	H
H	H	H	L
X	L	Z	Z

Receivers			
Differential Input A – B	Enable	Output Y	Output Z
$V_{ID} \geq 0.2 \text{ V}$	L	H	
$-0.2 \text{ V} < V_{ID} < 0.2 \text{ V}$	L	?	
$V_{ID} \leq -0.2 \text{ V}$	L	L	
X	H	Z	

H : High level

L : Low level

Z : High impedance

X : Immaterial

? : Irrelevant

Absolute Maximum Ratings

Item	Symbol	Ratings	Unit
Supply Voltage *1	Vcc	7	V
Input Voltage A , B *3	Vin	± 25	V
Differential Input Voltage *2 *3	Vid	± 25	V
Output Current *3	Io	50	mA
Enable Input Voltage	Vie	5.5	V
Input Voltage *4	Vin	5.5	V
Output Applied Voltage *4 *5	Vo	-1.0 to 7.0	V
Operating Temperature Range	Topr	0 to 70	°C
Storage Temperature Range	Tstg	-65 to 150	°C

- Notes:
1. All voltage values except for differential input voltage are with respect to network ground terminal.
 2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.
 3. Only receiver
 4. Only driver
 5. Z state
 6. The absolute maximum ratings are values which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.

Recommended Operating Conditions

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	Vcc	4.75	5.0	5.25	V
In Phase Input Voltage *1	Vic	-7.0	—	12	V
Differential Input Voltage *1	Vid	-6.0	—	6.0	V
Enable Input Voltage	Vie	0	—	5.25	V
Input Voltage *2	Vin	0	—	5.25	V
Operating Temperature	Topr	0	25	70	°C

- Notes:
1. Only receiver
 2. Only driver

Electrical Characteristics (Ta = 0 to +70°C)**Driver**

Item	Symbol	Min	Typ	Max	Unit	Conditions	
Input Voltage	VIHD	2.0	—	—	V		
	VILD	—	—	0.8	V		
Input Clamp Voltage	VIKD	—	—	-1.5	V	VCC = 4.75 V Ii = -18 mA	
Output Voltage	VOHD	2.5	—	—	V	VCC = 4.75 V IOH = -20 mA	
		2.4	—	—	V	VCC = 4.75 V IOH = -40 mA	
	VOLD	—	—	0.45	V	VCC = 4.75 V IOL = 20 mA	
		—	—	0.5	V	VCC = 4.75 V IOL = 40 mA	
Output Leak Current	IOZD	-100	—	100	μA	VCC = 5.25 V, VO = 0.5 V Enable = 0.8 V	
		-100	—	100	μA	VCC = 5.25 V, VO = 2.7 V Enable = 0.8 V	
	IO(Off)	—	—	-100	μA	VCC = 0 V VO = -0.25 V	
		—	—	100	μA	VCC = 0 V VO = 6.0 V	
Input Current	IID	—	—	100	μA	VCC = 5.25 V VI = 5.25 V	
	IIHD	—	—	20	μA	VCC = 5.25 V VI = 2.7 V	
	IIHD	—	—	-360	μA	VCC = 5.25 V VI = 0.4 V	
Differential Output Voltage	Δ Voc	—	—	0.4	V		
	Vod2	2.0	—	—	V		
	Δ Vod	—	—	0.4	V		
Short Circuit Output Current	*1	Iosd	-30	—	-150	mA	VCC = 5.25 V VO = 0 V

Electrical Characteristics (Ta = 0 to +70°C)**Receiver**

Item	Symbol	Min	Typ	Max	Unit	Conditions
Differential Input Threshold Voltage ^{*2}	VTHR	—	—	0.2	V	$V_O \geq 2.7 \text{ V}$ $-7.0 \text{ V} < V_{IC} < 12 \text{ V}$
		—0.2	—	—	V	$V_O \leq 0.45 \text{ V}$ $-7.0 \text{ V} < V_{IC} < 12 \text{ V}$
Input Current	IIBR	—	—	1.0	mA	$V_{IN} = 12 \text{ V}$ $0 \text{ V} \leq V_{CC} \leq 5.25 \text{ V}$
		—	—	—0.8	mA	$V_{IN} = -7 \text{ V}$ $0 \text{ V} \leq V_{CC} \leq 5.25 \text{ V}$
Output Voltage	VOHR	2.7	—	—	V	$V_{CC} = 4.75 \text{ V}, I_O = -400 \mu\text{A}$ $V_{ID} = 0.4 \text{ V}, -7.0 \text{ V} < V_{ICM} < 12 \text{ V}$
	VOLR	—	—	0.45	V	$V_{CC} = 4.75 \text{ V}, I_O = 8.0 \text{ mA}$ $V_{ID} = -0.4 \text{ V}, -7.0 \text{ V} < V_{ICM} < 2 \text{ V}$
Output Leak Current	IOZR	—100	—	100	μA	$V_{CC} = 5.25 \text{ V}, V_O = 0.4 \text{ V}$ $V_{ID} = 3.0 \text{ V}, \text{Enable} = 2.0 \text{ V}$
		—100	—	100	μA	$V_{CC} = 5.25 \text{ V}, V_O = 2.4 \text{ V}$ $V_{ID} = -3.0 \text{ V}, \text{Enable} = 2.0 \text{ V}$
Short Circuit Output Current ^{*1}	IOSR	—15	—	—85	mA	$V_{CC} = 5.25 \text{ V}, V_O = 0 \text{ V}$ $V_{ID} = 3.0 \text{ V}$
Input Voltage	VIHE	2.0	—	—	V	
	VILE	—	—	0.8	V	
Input Current	IILE	—	—	—100	μA	$V_{CC} = 5.25 \text{ V}, V_{IL} = 0.4 \text{ V}$
	IIHE	—	—	20	μA	$V_{CC} = 5.25 \text{ V}, V_{IH} = 2.7 \text{ V}$
	IIE	—	—	100	μA	$V_{CC} = 5.25 \text{ V}, V_{IH} = 5.25 \text{ V}$
Input Clamp Voltage	VIKE	—	—	—1.5	V	$V_{CC} = 4.75$ $I_I = -18 \text{ mA}$

Supply

Item	Symbol	Min	Typ	Max	Unit	Conditions
Supply Current	Icc	—	55 ^{*3}	80	mA	$V_{CC} = 5.25 \text{ V}$

- Notes:
1. Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.
 2. In this table, only the threshold voltage is expressed in algebra.
 3. All typical values are at $V_{CC} = 5 \text{ V}$, $T_a = 25^\circ\text{C}$.

Switching Characteristics (Ta = 25°C, VCC = 5 V)**Driver**

Item	Symbol	Min	Typ	Max	Unit	Conditions
Propagation Delay Time	tPLHD	—	—	20	ns	CL = 30 pF, RL = 75 Ω to GND RL = 180 Ω to Vcc
	tPHLD	—	—	20	ns	CL = 30 pF, RL = 75 Ω to GND RL = 180 Ω to Vcc
Propagation Delay Time Difference	tSKD *1	—	—	4	ns	CL = 30 pF, RL = 75 Ω to GND RL = 180 Ω to Vcc
Output Enable Time	tzHD	—	—	20	ns	CL = 30 pF RL = 75 Ω to GND
	tzLD	—	—	35	ns	CL = 30 pF RL = 180 Ω to Vcc
Output Disable Time	tHZD	—	—	20	ns	CL = 10 pF RL = 75 Ω to GND
	tlZD	—	—	25	ns	CL = 10 pF


Receiver

Item	Symbol	Min	Typ	Max	Unit	Conditions
Propagation Delay Time	tPLHR	—	—	40	ns	CL = 15 pF
	tPHLR	—	—	40	ns	CL = 15 pF
Output Enable Time	tzHR	—	—	20	ns	CL = 15 pF RL = 5 KΩ to GND
	tzLR	—	—	25	ns	CL = 15 pF RL = 2 KΩ to Vcc
Output Disable Time	tHZR	—	—	30	ns	CL = 15 pF, RL = 5 KΩ to GND RL = 2 KΩ to Vcc
	tlZR	—	—	30	ns	


Note: 1. tSKD = |tPLHD - tPHLD|

DC Test ($|V_{OD2}|, \Delta |V_{OD}|, V_{OC}, \Delta |V_{OC}|$)

$|V_{OD2}|, \Delta |V_{OD}|$ Test



$V_{OC}, \Delta |V_{OC}|$ Test




$\Delta |V_{OD}|$ and $\Delta |V_{OC}|$ indicate the differences of voltage from the former states when Y and Z outputs are inversed.

$$\Delta |V_{OD}| = ||V_{OD2}| - |\overline{V_{OD2}}||$$


$$\Delta |V_{OC}| = |V_{OC} - \overline{V_{OC}}|$$

1. tPLHD , tPHLD

Test circuit




Waveforms




2. tzHD , tzLD , thZD , tLZD

Test circuit




Waveforms




3. tPLHR, tPHLR

Test circuit




Waveforms




4. tzHR, tzLR, thZR, tlZR

Test circuit



Waveforms



Notes:

1. The pulse generator has the following characteristics:

PRR = 1 MHz, 50 % duty cycle, $t_r = t_f = 6.0$ ns.

2. CL includes probe and jig capacitance.

3. 75 Ω connected between the pin and GND at t ZHD thZD test.

180 Ω connected between the pin and GND at t ZHD thZD test.


4. At thZR, tlZR test, S1 and S2 are closed.

At tzHR test, S1 is open and S2 is closed.


At tzLR test, S1 is closed and S2 is open.

Main Characteristics


- Output Characteristics (High level)
[Driver]




- Output Characteristics (Low level)
[Driver]



- Output Characteristics (High level)
[Receiver]



- Output Characteristics (Low level)
[Receiver]



- Input / Output Characteristics
[Receiver]

