



GAL20LV8

Low Voltage E²CMOS PLD Generic Array Logic™

Features


- HIGH PERFORMANCE E²CMOS[®] TECHNOLOGY
- 3.5 ns Maximum Propagation Delay
- Fmax = 250 MHz
- 2.5 ns Maximum from Clock Input to Data Output
- UltraMOS[®] Advanced CMOS Technology
- TTL-Compatible Balanced 8mA Output Drive
- 3.3V LOW VOLTAGE 20V8 ARCHITECTURE — JEDEC-Compatible 3.3V Interface Standard — 5V Compatible Inputs
- ACTIVE PULL-UPS ON ALL PINS
- E² CELL TECHNOLOGY
- Reconfigurable Logic
- Reprogrammable Cells
- 100% Tested/100% Yields
- High Speed Electrical Erasure (<100ms)
- 20 Year Data Retention
- EIGHT OUTPUT LOGIC MACROCELLS
- Maximum Flexibility for Complex Logic Designs
 Programmable Output Polarity
- PRELOAD AND POWER-ON RESET OF ALL REGISTERS — 100% Functional Testability
- APPLICATIONS INCLUDE:
 - Glue Logic for 3.3V Systems
 - DMA Control
 - State Machine Control
 - High Speed Graphics Processing
 - Standard Logic Speed Upgrade
- ELECTRONIC SIGNATURE FOR IDENTIFICATION

Description


The GAL20LV8D, at 3.5 ns maximum propagation delay time, provides the highest speed performance available in the PLD market. The GAL20LV8D is manufactured using Lattice Semiconductor's advanced 3.3V E²CMOS process, which combines CMOS with Electrically Erasable (E²) floating gate technology. High speed erase times (<100ms) allow the devices to be reprogrammed quickly and efficiently.

The generic architecture provides maximum design flexibility by allowing the Output Logic Macrocell (OLMC) to be configured by the user. An important subset of the many architecture configurations possible with the GAL20LV8D are the PAL architectures listed in the table of the macrocell description section. GAL20LV8D devices are capable of emulating any of these PAL architectures with full function/fuse map compatibility.

Unique test circuitry and reprogrammable cells allow complete AC, DC, and functional testing during manufacture. As a result, Lattice Semiconductor delivers 100% field programmability and functionality of all GAL products. In addition, 100 erase/write cycles and data retention in excess of 20 years are specified.



Pin Configuration



Copyright © 2000 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com




GAL20LV8D Ordering Information

Commercial Grade Specifications

Tpd (ns)	Tsu (ns)	Tco (ns)	lcc (mA)	Ordering #	Package
3.5	3	2.5	70	GAL20LV8D-3LJ	28-Lead PLCC
5	4	3	70	GAL20LV8D-5LJ	28-Lead PLCC
7.5	5	5	70	GAL20LV8D-7LJ	28-Lead PLCC

Part Number Description





Output Logic Macrocell (OLMC)

The following discussion pertains to configuring the output logic macrocell. It should be noted that actual implementation is accomplished by development software/hardware and is completely transparent to the user.

There are three global OLMC configuration modes possible: **simple**, **complex**, and **registered**. Details of each of these modes is illustrated in the following pages. Two global bits, SYN and ACO, control the mode configuration for all macrocells. The XOR bit of each macrocell controls the polarity of the output in any of the three modes, while the AC1 bit of each of the macrocells controls the input/output configuration. These two global and 16 individual architecture bits define all possible configurations in a GAL20LV8D. The information given on these architecture bits is only to give a better understanding of the device. Compiler software will transparently set these architecture bits from the pin definitions, so the user should not need to directly manipulate these architecture bits.

The following is a list of the PAL architectures that the GAL20LV8D can emulate. It also shows the OLMC mode under which the devices emulate the PAL architecture.

	[
PAL Architectures Emulated by GAL20LV8D	GAL20LV8D Global OLMC Mode
20R8	Registered
20R6	Registered
20R4	Registered
20RP8	Registered
20RP6	Registered
20RP4	Registered
20L8	Complex
20H8	Complex
20P8	Complex
441.0	Olaran I.a
14L8	Simple
16L6	Simple
18L4	Simple
20L2	Simple
14H8	Simple
16H6	Simple
18H4	Simple
20H2	Simple
14P8	Simple
16P6	Simple
18P4 20P2	Simple
2012	Simple

Compiler Support for OLMC

Software compilers support the three different global OLMC modes as different device types. These device types are listed in the table below. Most compilers have the ability to automatically select the device type, generally based on the register usage and output enable (OE) usage. Register usage on the device forces the software to choose the registered mode. All combinatorial outputs with OE controlled by the product term will force the software to choose the complex mode. The software will choose the simple mode only when all outputs are dedicated combinatorial without OE control. The different device types listed in the table can be used to override the automatic device selection by the software. For further details, refer to the compiler software manuals.

When using compiler software to configure the device, the user must pay special attention to the following restrictions in each mode. In **registered mode** pin 2 and pin 16 are permanently configured

as clock and output enable, respectively. These pins cannot be configured as dedicated inputs in the registered mode.

In **complex mode** pin 2 and pin 16 become dedicated inputs and use the feedback paths of pin 26 and pin 18 respectively. Because of this feedback path usage, pin 26 and pin 18 do not have the feedback option in this mode.

In **simple mode** all feedback paths of the output pins are routed via the adjacent pins. In doing so, the two inner most pins (pins 21 and 23) will not have the feedback option as these pins are always configured as dedicated combinatorial output.

	Registered	Complex	Simple	Auto Mode Select
ABEL	P20V8R	P20V8C	P20V8AS	P20V8
CUPL	G20V8MS	G20V8MA	G20V8AS	G20V8
LOG/iC	GAL20V8_R	GAL20V8_C7	GAL20V8_C8	GAL20V8
OrCAD-PLD	"Registered" ¹	"Complex" ¹	"Simple" ¹	GAL20V8A
PLDesigner	P20V8R ²	P20V8C ²	P20V8C ²	P20V8A
TANGO-PLD	G20V8R	G20V8C	G20V8AS ³	G20V8

1) Used with Configuration keyword.

2) Prior to Version 2.0 support.

3) Supported on Version 1.20 or later.



Registered Mode


In the Registered mode, macrocells are configured as dedicated registered outputs or as I/O functions.

Architecture configurations available in this mode are similar to the common 20R8 and 20RP4 devices with various permutations of polarity, I/O and register placement.

All registered macrocells share common clock and output enable control pins. Any macrocell can be configured as registered or I/ O. Up to eight registers or up to eight I/Os are possible in this mode. Dedicated input or output functions can be implemented as subsets of the I/O function.

Registered outputs have eight product terms per output. I/Os have seven product terms per output.

The JEDEC fuse numbers, including the User Electronic Signature (UES) fuses and the Product Term Disable (PTD) fuses, are shown on the logic diagram on the following page.




Note: The development software configures all of the architecture control bits and checks for proper pin usage automatically.



Registered Mode Logic Diagram

PLCC Package Pinout





Complex Mode

In the Complex mode, macrocells are configured as output only or $\ensuremath{\mathrm{I/O}}$ functions.


Architecture configurations available in this mode are similar to the common 20L8 and 20P8 devices with programmable polarity in each macrocell.

Up to six I/Os are possible in this mode. Dedicated inputs or outputs can be implemented as subsets of the I/O function. The two outer most macrocells (pins 18 & 26) do not have input capability. De-

signs requiring eight I/Os can be implemented in the Registered mode.

All macrocells have seven product terms per output. One product term is used for programmable output enable control. Pins 2 and 16 are always available as data inputs into the AND array.

The JEDEC fuse numbers including the UES fuses and PTD fuses are shown on the logic diagram on the following page.




Note: The development software configures all of the architecture control bits and checks for proper pin usage automatically.



Complex Mode Logic Diagram

PLCC Package Pinout





Simple Mode


In the Simple mode, pins are configured as dedicated inputs or as dedicated, always active, combinatorial outputs.

Architecture configurations available in this mode are similar to the common 14L8 and 16P6 devices with many permutations of generic output polarity or input choices.

All outputs in the simple mode have a maximum of eight product terms that can control the logic. In addition, each output has programmable polarity.

Pins 2 and 16 are always available as data inputs into the AND array. The "center" two macrocells (pins 21 & 23) cannot be used in the input configuration.


The JEDEC fuse numbers including the UES fuses and PTD fuses are shown on the logic diagram on the following page.



Note: The development software configures all of the architecture control bits and checks for proper pin usage automatically.



Simple Mode Logic Diagram





Absolute Maximum Ratings(1)

Supply voltage V _{cc} –0.5 to +4.6V
Input voltage applied0.5 to +5.6V
I/O voltage applied –0.5 to +4.6V
Off-state output voltage applied –0.5 to +4.6V
Storage Temperature65 to 150°C
Ambient Temperature with

Power Applied–55 to 125°C

1.Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

DC Electrical Characteristics

Over Recommended Operating Conditions (Unless Otherwise Specified)								
SYMBOL	PARAMETER	CONDITION	MIN.	TYP. ³	MAX.	UNITS		
VIL	Input Low Voltage		Vss-0.3	_	0.8	V		
VIH	Input High Voltage		2.0		5.25	V		
	I/O High Voltage		2.0		Vcc+0.5	V		
IL ¹	Input or I/O Low Leakage Current	$0V \le V_{IN} \le V_{IL} (MAX.)$	_		-100	μΑ		
Ін	Input or I/O High Leakage Current	$(Vcc-0.2)V \le V_{IN} \le V_{CC}$	—		10	μΑ		
	Input High Leakage Current	$Vcc \le VIN \le 5.25V$	—	_	10	μA		
	I/O High Leakage Current	$Vcc \le V_{IN} \le 4.6V$	—		20	mA		
VOL	Output Low Voltage	$I_{OL} = MAX.$ Vin = VIL or VIH	—		0.4	V		
		$I_{OL} = 500 \mu A Vin = V_{IL} \text{ or } V_{IH}$	—		0.2	V		
Vон	Output High Voltage	IOH = MAX. Vin = VIL or VIH	2.4	_	_	V		
		$I_{OH} = -100 \mu A$ $V_{in} = V_{iL}$ or V_{iH}	V cc-0.2V	_	_	V		
IOL	Low Level Output Current		_	_	8	mA		
Юн	High Level Output Current		_	_	-8	mA		
OS ²	Output Short Circuit Current	$V_{CC} = 3.3V$ $V_{OUT} = 0.5V$ $T_{A} = 25^{\circ}C$	-15		-80	mA		

Over Recommended Operating Conditions (Unless Otherwise Specified)

COMMERCIAL

Icc	Operating Power	$\label{eq:VIL} \textbf{V}_{\text{IL}} = 0 V \textbf{V}_{\text{IH}} = 3.0 V Unused \ \text{Inputs at} \ \textbf{V}_{\text{IL}}$	—	45	70	mA	
	Supply Current	f _{toggle} = 1MHz Outputs Open					

1) The leakage current is due to the internal pull-up resistor on all pins. See **Input Buffer** section for more information.

2) One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Characterized but not 100% tested.

3) Typical values are at Vcc = 3.3V and TA = 25 $^{\circ}$ C

Recommended Operating Conditions

Commercial Devices:

Ambient Temperature (T _A)	0 to 75°C
Supply voltage (V _{cc})	
with Respect to Ground	+3.0 to +3.6V



AC Switching Characteristics

			CC	M	cc	M	cc	M	
PARAMETER COND ¹ .		DESCRIPTION		-3		5	-7		
				MAX.	MIN.	MAX.	MIN.	MAX.	UNITS
tpd ²	А	Input or I/O to Combinational Output	1	3.5	1	5	1	7.5	ns
tco ²	A	Clock to Output Delay	1	2.5	1	3	1	5	ns
tcf ³	_	Clock to Feedback Delay	—	2	—	2	_	3	ns
t su	—	Setup Time, Input or Feedback before $Clock\uparrow$	3	—	4	_	5	—	ns
th	_	Hold Time, Input or Feedback after ${\sf Clock}^\uparrow$	0	-	0	—	0	—	ns
	A	Maximum Clock Frequency with External Feedback, 1/(tsu + tco)	180	_	142.8	_	100	_	MHz
f max⁴	А	Maximum Clock Frequency with Internal Feedback, 1/(tsu + tcf)	200	-	166	_	125	-	MHz
	A	Maximum Clock Frequency with No Feedback	250	-	166	—	125	-	MHz
t wh⁴	_	Clock Pulse Duration, High	2	_	3	_	4	—	ns
twl ⁴	_	Clock Pulse Duration, Low	2	—	3	_	4	—	ns
ten	В	Input or I/O to Output Enabled	_	4.5	_	6	_	7.5	ns
	В	OE to Output Enabled	—	3.5	—	5	_	6.5	ns
t dis	С	Input or I/O to Output Disabled	_	4.5	_	6	_	7.5	ns
	С	OE to Output Disabled	_	3.5	_	5	—	6.5	ns

Over Recommended Operating Conditions

1) Refer to **Switching Test Conditions** section.

2) Minimum values for tpd and tco are not 100% tested but established by characterization.

3) Calculated from fmax with internal feedback. Refer to fmax Descriptions section.

4) Refer to fmax Descriptions section. Characterized but not 100% tested.


Capacitance ($T_A = 25^{\circ}C$, f = 1.0 MHz)

SYMBOL	PARAMETER	TYPICAL	UNITS	TEST CONDITIONS
C	Input Capacitance	5	pF	$V_{cc} = 3.3V, V_{1} = 0V$
C _{I/O}	I/O Capacitance	5	pF	$V_{cc} = 3.3V, V_{VO} = 0V$



Specifications GAL20LV8


Switching Waveforms






Specifications GAL20LV8

fmax Descriptions



fmax with External Feedback 1/(tsu+tco)


Note: fmax with external feedback is calculated from measured tsu and tco.



Note: fmax with no feedback may be less than 1/(twh + twl). This is to allow for a clock duty cycle of other than 50%.

Switching Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	1.5ns 10% – 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure




fmax with Internal Feedback 1/(tsu+tcf)

Note: tcf is a calculated value, derived by subtracting tsu from the period of fmax w/internal feedback (tcf = 1/fmax - tsu). The value of tcf is used primarily when calculating the delay from clocking a register to a combinatorial output (through registered feedback), as shown above. For example, the timing from clock to a combinatorial output is equal to tcf + tpd.

Output Load Conditions (see figure)

Tes	t Condition	R1	C∟
Α		50Ω	35pF
В	High Z to Active High at 1.9V	50Ω	35pF
	High Z to Active Low at 1.0V	50Ω	35pF
С	Active High to High Z at 1.9V	50Ω	35pF
	Active Low to High Z at 1.0V	50Ω	35pF



*C, includes test fixture and probe capacitance.



Electronic Signature

An electronic signature is provided in every GAL20LV8D device. It contains 64 bits of reprogrammable memory that can contain user defined data. Some uses include user ID codes, revision numbers, or inventory control. The signature data is always available to the user independent of the state of the security cell.

NOTE: The electronic signature is included in checksum calculations. Changing the electronic signature will alter the checksum.

Security Cell

A security cell is provided in the GAL20LV8D devices to prevent unauthorized copying of the array patterns. Once programmed, this cell prevents further read access to the functional bits in the device. This cell can only be erased by re-programming the device, so the original configuration can never be examined once this cell is programmed. The Electronic Signature is always available to the user, regardless of the state of this control cell.

Latch-Up Protection

GAL20LV8D devices are designed with an on-board charge pump to negatively bias the substrate. The negative bias minimizes the potential of latch-up caused by negative input undershoots.

Device Programming

GAL devices are programmed using a Lattice Semiconductorapproved Logic Programmer, available from a number of manufacturers. Complete programming of the device takes only a few seconds. Erasing of the device is transparent to the user, and is done automatically as part of the programming cycle.

Output Register Preload


When testing state machine designs, all possible states and state transitions must be verified in the design, not just those required in the normal machine operations. This is because, in system operation, certain events occur that may throw the logic into an illegal state (power-up, line voltage glitches, brown-outs, etc.). To test a design for proper treatment of these conditions, a way must be provided to break the feedback paths, and force any desired (i.e., illegal) state into the registers. Then the machine can be sequenced and the outputs tested for correct next state conditions.

GAL20LV8D devices include circuitry that allows each registered output to be synchronously set either high or low. Thus, any present state condition can be forced for test sequencing. If necessary, approved GAL programmers capable of executing text vectors perform output register preload automatically.

Input Buffers

GAL20LV8D devices are designed with TTL level compatible input buffers. These buffers have a characteristically high impedance, and present a much lighter load to the driving logic than bipolar TTL devices.


The GAL20LV8D input and I/O pins have built-in active pull-ups. As a result, unused inputs and I/Os will float to a TTL "high" (logical "1"). Lattice Semiconductor recommends that all unused inputs and tri-stated I/O pins be connected to another active input, V_{CC} , or Ground. Doing this will tend to improve noise immunity and reduce I_{CC} for the device.



Typical Input Pull-up Characteristic



Power-Up Reset



Circuitry within the GAL20LV8D provides a reset signal to all registers during power-up. All internal registers will have their Q outputs set low after a specified time (tpr, 1µs MAX). As a result, the state on the registered output pins (if they are enabled) will always be high on power-up, regardless of the programmed polarity of the output pins. This feature can greatly simplify state machine design by providing a known state on power-up. Because of the asynchronous nature of system power-up, some conditions must be met to

provide a valid power-up reset of the device. First, the Vcc rise must be monotonic. Second, the clock input must be at static TTL level as shown in the diagram during power up. The registers will reset within a maximum of tpr time. As in normal system operation, avoid clocking the device until all input and feedback path setup times have been met. The clock must also meet the minimum pulse width requirements.

Active Pull-up


Vref

Circuit

PIN

PIN

Input/Output Equivalent Schematics



Typ. Vref = Vcc

Typical Input


Typical Output

Feedback


(To Input Buffer)




Typical AC and DC Characteristic Diagrams







Delta Tco vs Output Loading




PT H->L

PT L->H


3.45


3.60






Typical AC and DC Characteristic Diagrams







Normalized Icc vs Vcc



Normalized Icc vs Freq.

