# MOS INTEGRATED CIRCUIT $\mu$ PD753036, 753036(A) 

## 4-BIT SINGLE-CHIP MICROCONTROLLER

## DESCRIPTION

The $\mu$ PD753036 is one of the 75 XL series 4-bit single-chip microcontroller chips and has a data processing capability comparable to that of an 8-bit microcontroller.

It has an on-chip LCD controller/driver with a larger ROM capacity and extended CPU functions compared with the conventional $\mu$ PD75336, and can provide high-speed operation at a low supply voltage of 1.8 V . It can be supplied in a small plastic TQFP package ( $12 \times 12 \mathrm{~mm}$ ) and is suitable for small sets using LCD panels.

## FEATURES

- Low voltage operation $\mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V
- Can be driven by two 1.5 V batteries
- On-chip memory
- Program memory (ROM): $16384 \times 8$ bits
- Data memory (RAM): $768 \times 4$ bits
- Capable of high-speed operation and variable instruction execution time for power saving
- 0.95, 1.91, 3.81, $15.3 \mu \mathrm{~s}$ (@ 4.19 MHz )
- 0.67, 1.33, 2.67, $10.7 \mu \mathrm{~s}$ (@ 6.0 MHz)
- $122 \mu \mathrm{~s}$ (@ 32.768 kHz )
- Internal programmable LCD controller/driver
- Internal A/D converter which can be operated at a low voltage
- 8 -bit resolution $\times 8$ channels (successive approximation type)
- Small plastic TQFP ( $12 \times 12 \mathrm{~mm}$ )
- Suitable for small sets such as cameras
- One-time PROM: $\mu$ PD75P3036


## APPLICATION

Radio transmitter/receiver, compact disc player, rice cooker, home bakery, etc.

## ORDERING INFORMATION

| Part number | Package | Quality grade |
| :--- | :--- | :--- |
| $\mu$ PD753036GC- $\times \times \times$-3B9 | 80-pin plastic QFP $(14 \times 14 \mathrm{~mm}, 0.65 \mathrm{~mm}$ pitch $)$ | Standard |
| $\mu$ PD753036GK- $\times \times \times-$ BE9 | 80-pin plastic TQFP (fine pitch $)(12 \times 12 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch $)$ | Standard |
| $\mu$ PD753036GC(A)-×××-3B9 | 80-pin plastic QFP $(14 \times 14 \mathrm{~mm}, 0.65 \mathrm{~mm}$ pitch $)$ | Special |

Remark $\times x \times$ indicates ROM code suffix.
Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

Unless otherwise specified, the $\mu$ PD753036 is treated as the representative model throughout this document.

[^0]
## Functional Outline



## CONTENTS

1. PIN CONFIGURATION (TOP VIEW) ..... 5
2. BLOCK DIAGRAM ..... 7
3. PIN FUNCTION ..... 8
3.1 Port Pins .....  8
3.2 Non-Port Pins ..... 10
3.3 Pin Input/Output Circuits ..... 12
3.4 Recommended Connections for Unused Pins ..... 15
4. SWITCHING FUNCTION BETWEEN Mk I MODE AND Mk II MODE ..... 16
4.1 Difference between Mk I and Mk II ..... 16
4.2 Setting Method of Stack Bank Select Register (SBS) ..... 17
5. MEMORY CONFIGURATION ..... 18
6. PERIPHERAL HARDWARE FUNCTIONS ..... 21
6.1 Digital I/O Port ..... 21
6.2 Clock Generator ..... 22
6.3 Subsystem Clock Oscillator Control Functions ..... 23
6.4 Clock Output Circuit ..... 24
6.5 Basic Interval Timer/Watchdog Timer ..... 25
6.6 Watch Timer ..... 26
6.7 Timer/Event Counter ..... 27
6.8 Serial Interface ..... 31
6.9 LCD Controller/Driver ..... 33
6.10 A/D Converter ..... 35
6.11 Bit Sequential Buffer ..... 36
7. INTERRUPT FUNCTION AND TEST FUNCTION ..... 37
8. STANDBY FUNCTION ..... 39
9. RESET FUNCTION ..... 40
10. MASK OPTION ..... 43
11. INSTRUCTION SETS ..... 44
12. ELECTRICAL CHARACTERISTICS ..... 54
13. CHARACTERISTIC CURVE (reference) ..... 69
14. PACKAGE DRAWINGS ..... 73
15. RECOMMENDED SOLDERING CONDITIONS ..... 75
APPENDIX A. $\mu$ PD75336, 753036, 75P3036 FUNCTION LIST ..... 76
APPENDIX B. DEVELOPMENT TOOLS ..... 78
APPENDIX C. RELATED DOCUMENTS ..... 82

## 1. PIN CONFIGURATION (TOP VIEW)

- 80 -pin plastic QFP $(14 \times 14 \mathrm{~mm}, 0.65 \mathrm{~mm}$ pitch $)$
$\mu$ PD753036GC-×××-3B9, 753036GC(A)-×xx-3B9
- 80-pin plastic TQFP (fine pitch) ( $12 \times 12 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch)
$\mu$ PD753036GK-×××-BE9


Note Connect the IC (Internally Connected) pin directly to Vdo.

| P00-P03 | : Port 0 | VLCo-VLC2 | : LCD Power Supply 0-2 |
| :--- | :--- | :--- | :--- |
| P10-P13 | : Port 1 | BIAS | : LCD Power Supply Bias Control |
| P20-P23 | : Port 2 | LCDCL | : LCD Clock |
| P30-P33 | : Port 3 | SYNC | : LCD Synchronization |
| P40-P43 | : Port 4 | TI0-TI2 | : Timer Input 0-2 |
| P50-P53 | : Port 5 | PTO0-PTO2 | : Programmable Timer Output 0-2 |
| P60-P63 | : Port 6 | BUZ | : Buzzer Clock |
| P70-P73 | : Port 7 | PCL | : Programmable Clock |
| P80-P83 | : Port 8 | AVREF | : Analog Reference |
| BP0-BP7 | : Bit Port 0-7 | AVss | : Analog Ground |
| KR0-KR7 | : Key Return 0-7 | AN0-AN7 | : Analog Input 0-7 |
| SCK | : Serial Clock | INT0, INT1, INT4 $:$ External Vectored Interrupt 0, 1, 4 |  |
| SI | : Serial Input | INT2 | : External Test Input 2 |
| SO | : Serial Output | X1, X2 | : Main System Clock Oscillation 1, 2 |
| SB0, SB1 | : Serial Data Bus 0,1 | XT1, XT2 | : Subsystem Clock Oscillation 1, 2 |
| RESET | : Reset | VDD | : Positive Power Supply |
| S12-S31 | : Segment Output 12-31 | Vss | : Ground |
| COM0-COM3 | : Common Output 0-3 | IC | : Internally Connected |

## 2. BLOCK DIAGRAM



## 3. PIN FUNCTION

### 3.1 Port Pins (1/2)

| Pin Name | Input/Output | Alternate Function | Function | 8-bit <br> Access | State after Reset | I/O Circuit Type Note 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P00 | Input | INT4 | 4-bit input port (PORT0). <br> For P01 to P03, connections of on-chip pull-up resistors can be specified by software in 3-bit units. | No | Input | (B) |
| P01 |  | $\overline{\text { SCK }}$ |  |  |  | (F) -A |
| P02 |  | SO/SB0 |  |  |  | (F)-B |
| P03 |  | SI/SB1 |  |  |  | (M)-C |
| P10 | Input | INTO | 4-bit input port (PORT1) <br> Connections of on-chip pull-up resistors can be specified by software in 4-bit units. P10/INT0 can select noise eliminating circuit. | No | Input | (B)-C |
| P11 |  | INT1 |  |  |  |  |
| P12 |  | INT2 |  |  |  |  |
| P13 |  | TIO |  |  |  |  |
| P20 | Input/Output | PTO0 | 4-bit input/output port (PORT2) Connections of on-chip pull-up resistors can be specified by software in 4-bit units. | No | Input | E-B |
| P21 |  | PTO1 |  |  |  |  |
| P22 |  | PCL/PTO2 |  |  |  |  |
| P23 |  | BUZ |  |  |  |  |
| P30 | Input/Output | LCDCL | Programmable 4-bit input/output port (PORT3). <br> This port can be specified input/output in bit units. Connections of on-chip pull-up resistor can be specified by software in 4-bit units. | No | Input | E-B |
| P31 |  | SYNC |  |  |  |  |
| P32 |  | - |  |  |  |  |
| P33 |  | - |  |  |  |  |
| P40-P43 Note 2 | Input/Output | - | N-ch open-drain 4-bit input/output port (PORT4). <br> A pull-up resistor can be contained bit-wise (mask option). <br> In the open-drain mode, withstands up to 13 V . | Yes | High level (when pullup resistors are contained) or high impedance | M-D |
| P50-P53 Note 2 | Input/Output | - | N-ch open-drain 4-bit input/output port (PORT5). <br> A pull-up resistor can be contained bit-wise (mask option). <br> In the open-drain mode, withstands up to 13 V . |  | High level (when pullup resistors are provided) or high impedance | M-D |

Notes 1. Circled characters indicate the Schmitt-trigger input.
2. If on-chip pull-up resistors are not specified by mask option (when used as N -ch open-drain input port), low level input leakage current increases when input or bit manipulation instruction is executed.

### 3.1 Port Pins (2/2)

| Pin Name | Input/Output | Alternate Function | Function | 8-bit <br> Access | State after Reset | I/O Circuit Type Note 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P60 | Input/Output | KRO | Programmable 4-bit input/output port (PORT6). <br> This port can be specified for input/output bit-wise. <br> Connections of on-chip pull-up resistors can be specified by software in 4-bit units. | Yes | Input | (F) -A |
| P61 |  | KR1 |  |  |  |  |
| P62 |  | KR2 |  |  |  |  |
| P63 |  | KR3 |  |  |  |  |
| P70 | Input/Output | KR4 | 4-bit input/output port (PORT7). <br> Connections of on-chip pull-up resistors can be specified by software in 4-bit units. |  | Input | (F) -A |
| P71 |  | KR5 |  |  |  |  |
| P72 |  | KR6 |  |  |  |  |
| P73 |  | KR7 |  |  |  |  |
| P80 | Input/Output | TI1 | 4-bit input/output port (PORT8). Connections of on-chip pull-up resistors can be specified by software in 4-bit units. | No | Input | (E)-E |
| P81 |  | TI2 |  |  |  |  |
| P82 |  | AN6 |  |  |  | Y-B |
| P83 |  | AN7 |  |  |  |  |
| BP0 | Output | S24 | 1-bit output port (BIT PORT) Also used for segment output pins. | No | Note 2 | $\mathrm{H}-\mathrm{A}$ |
| BP1 |  | S25 |  |  |  |  |
| BP2 |  | S26 |  |  |  |  |
| BP3 |  | S27 |  |  |  |  |
| BP4 | Output | S28 |  |  |  |  |
| BP5 |  | S29 |  |  |  |  |
| BP6 |  | S30 |  |  |  |  |
| BP7 |  | S31 |  |  |  |  |

Notes 1. Circled characters indicate the Schmitt-trigger input.
2. BP0 through BP7 select VLC1 as an input source.

However, the output levels change depending on the external circuit of BP0 through BP7 and VLc1.

Example Because BP0 through BP7 are mutually connected inside the $\mu$ PD753036, the output levels of BP0 through BP7 are determined by $R_{1}, R_{2}$, and $R_{3}$.


### 3.2 Non-Port Pins (1/2)

| Pin Name | Input/Output | Alternate Function | Function |  | State after <br> Reset | I/O Circuit Type Note 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TIO | Input | P13 | Inputs external event pulses to the timer/event counter. |  | Input | (B)-C |
| TI1 |  | P80 |  |  | (E)-E |
| TI2 |  | P81 |  |  |  |
| PTOO | Output | P20 | Timer/event counter output |  |  | Input | E-B |
| PTO1 |  | P21 |  |  |  |  |  |
| PTO2 |  | P22 |  |  |  |  |  |
| PCL |  |  | Clock output |  |  |  |  |
| BUZ |  | P23 | Optional frequency output (for buzzer output or system clock trimming) |  |  |  |  |
| $\overline{\text { SCK }}$ | Input/Output | P01 | Serial clock input/output |  | Input | (F)-A |  |
| SO/SB0 |  | P02 | Serial data output <br> Serial data bus input/output |  |  | (F)-B |  |
| SI/SB1 |  | P03 | Serial data input <br> Serial data bus input/output |  |  | (M)-C |  |
| INT4 | Input | P00 | Edge detection vectored interrupt input (both rising edge and falling edge detection) |  | Input | (B) |  |
| INT0 | Input | P10 | Edge detection vectored interrupt input (detection edge can be selected) INTO/P10 can select noise eliminator. | Noise eliminator/ asynch selectable | Input | (B)-C |  |
| INT1 |  | P11 |  | Asynchronous |  |  |  |
| INT2 | Input | P12 | Edge-detection-testable input | Asynchronous | Input | (B)-C |  |
| AN0-AN5 | Input | - | Analog signal input for A/D converter |  | Input | $Y$ |  |
| AN6 |  | P82 |  |  | Y-B |  |  |
| AN7 |  | P83 |  |  |  |  |  |
| AVref | - | - | A/D converter reference voltage input |  | - | Z-N |  |
| AVss | - | - | A/D converter reference GND |  | - | Z-N |  |
| KR0-KR3 | Input | P60-P63 | Falling edge detection testable input |  | Input | (F)-A |  |
| KR4-KR7 | Input | P70-P73 | Falling edge detection testable input |  | Input | (F)-A |  |
| S12-S23 | Output | - | Segment signal output |  | Note 2 | G-A |  |
| S24-S31 | Output | BP0-BP7 | Segment signal output |  | Note 2 | H-A |  |
| COM0-COM3 | Output | - | Common signal output |  | Note 2 | G-B |  |
| Vlco-VLCz | - | - | LCD drive power On-chip split resistor is enable (mask option). |  | - | - |  |
| BIAS | Output | - | Output for external split resistor disconnect |  | Note 3 | - |  |

Notes 1. Circled characters indicate the Schmitt trigger input.
2. Each display output selects the following Vlcx as input source.

S12-S31: Vlc1, COM0-COM2: Vlc2, COM3: Vlco.
3. When a split resistor is contained ....... Low level

When no split resistor is contained ...... High-impedance

### 3.2 Non-Port Pins (2/2)

| Pin Name | Input/Output | Alternate Function | Function | State after Reset | I/O Circuit Type Note 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LCDCL ${ }^{\text {Note } 2}$ | Output | P30 | Clock output for externally expanded driver | Input | E-B |
| SYNC ${ }^{\text {Note } 2}$ | Output | P31 | Clock output for externally expanded driver sync | Input | E-B |
| X1 | Input | - | Crystal/ceramic connection pin for the main | - | - |
| X2 | - |  | system clock oscillator. When inputting the external clock, input the external clock to pin X1, and the reverse phase of the external clock to pin X2. |  |  |
| XT1 | Input | - | Crystal connection pin for the subsystem clock oscillator. | - | - |
| XT2 | - |  | When the external clock is used, input the external clock to pin XT1 and the reverse phase of the external clock to pin XT2. Pin XT1 can be used as a 1-bit input (test) pin. |  |  |
| RESET | Input | - | System reset input (low level active) | - | (B) |
| IC | - | - | Internally connected. Connect directly to Vdd. | - | - |
| Vod | - | - | Positive power supply | - | - |
| Vss | - | - | GND | - | - |

Notes 1. Circled characters indicate the Schmitt-trigger input.
2. These pins are provided for future system expansion. At present, these pins are used only as pins P30 and P31.

### 3.3 Pin Input/Output Circuits

The $\mu$ PD753036 pin input/output circuits are shown schematically.
TYPE A



### 3.4 Recommended Connections for Unused Pins

Table 3-1. List of Recommended Connections for Unused Pins

| Pin | Recommended Connection |
| :---: | :---: |
| P00/INT4 | Connect to Vss or Vdd |
| P01/SCK | Connect to Vss or Vod individually via resistor |
| P02/SO/SB0 |  |
| P03/SI/SB1 | Connect to Vss |
| P10/INT0-P12/INT2 | Connect to Vss or Vid |
| P13/TI0 |  |
| P20/PTO0 | Input: Individually connect to $\mathrm{V}_{S S}$ or $\mathrm{V}_{\mathrm{DD}}$ via resistor Output: Leave unconnected |
| P21/PTO1 |  |
| P22/PCL/PTO2 |  |
| P23/BUZ |  |
| P30/LCDCL |  |
| P31/SYNC |  |
| P32 |  |
| P33 |  |
| P40-P43 | Input: Connect to Vss. <br> Output: Connect to Vss. <br> (Do not connect a pull-up resistor using the mask option.) |
| P50-P53 |  |
| P60/KR0-P63/KR3 | Input: Individually connect to $\mathrm{V}_{S S}$ or VDD via resistor Output: Leave unconnected |
| P70/KR4-P73/KR7 |  |
| P80/TI1, P81/TI2 |  |
| P82/AN6, P83/AN7 |  |
| S12-S23 | Leave unconnected |
| S24/BP0-S31/BP7 |  |
| COM0-COM3 |  |
| Vlco-Vlcz | Connect to Vss |
| BIAS | Only if all of $\mathrm{V}_{\mathrm{Lc} 0}-\mathrm{V}_{\mathrm{LC}}$ are unused, connect to $\mathrm{V}_{\text {ss }}$. In other cases, no connection required. |
| XT1 ${ }^{\text {Note }}$ | Connect to Vss |
| XT2 ${ }^{\text {Note }}$ | Leave unconnected |
| AN0-AN5 | Connect to Vss or Vod |
| AV ${ }_{\text {ref }}$ | Connect to Vss |
| AVss |  |
| IC | Connect to Vdo directly |

Note When the subsystem clock is not used, set SOS. 0 to 1 (so as not to use the internal feedback resistor).

## 4. SWITCHING FUNCTION BETWEEN Mk I MODE AND Mk II MODE

### 4.1 Difference between Mk I and Mk II

The CPU of $\mu$ PD753036 has the following two modes: Mk I and Mk II, either of which can be selected. The mode can be switched by the bit 3 of the Stack Bank Select register (SBS).

- Mk I mode: Upward compatible with $\mu$ PD75336.

Can be used in the 75 XL CPU with a ROM capacity of up to 16 K bytes.

- Mk II mode: Incompatible with $\mu$ PD75336.

Can be used in all the 75XL CPU's including those products whose ROM capacity is more than 16 Kbytes.

Table 4-1. Differences between Mk I Mode and Mk II Mode

|  | Mk I Mode | Mk II Mode |
| :--- | :--- | :--- |
| Program memory (bytes) | 16384 | 3 bytes |
| Number of stack bytes <br> for subroutine instructions | 2 bytes | Available |
| BRA !addr1 instruction <br> CALLA !addr1 instruction | Not available | 4-machine cycles |
| CALL !addr instruction | 3-machine cycles | 3-machine cycles |
| CALLF !faddr instruction | 2-machine cycles |  |

Caution Mk II supports a program area exceeding 16K bytes in the 75X and 75XL series. Therefore, this mode is useful for enhancing software compatibility with products exceeding 16K bytes.
When Mk II mode is selected, the number of stack bytes used can be increased by 1 byte per stack compared with Mk I mode. When the CALL !addr instruction and CALLF !faddr instruction are used, the number of machine cycles becomes greater by 1. Therefore, use Mk I mode if the RAM efficiency and processing capability is more important than software compatibility.

### 4.2 Setting Method of Stack Bank Select Register (SBS)

Switching between the Mk I mode and Mk II mode can be done by the SBS. Figure 4-1 shows the format. The SBS is set by a 4-bit memory manipulation instruction.
When using the Mk I mode, the SBS must be initialized to $10 \times \times \mathrm{B}$ Note at the beginning of a program. When using the Mk II mode, it must be initialized to $00 \times \times \mathrm{B}$ Note.

Note The desired numbers must be set in the $x \times$ positions.

Figure 4-1. Stack Bank Select Register Format


Caution Since SBS. 3 is set to " 1 " after a $\overline{\text { RESET signal is generated, the CPU operates in the Mk I }}$ mode. When executing an instruction in the Mk II mode, set SBS. 3 to " 0 " to select the Mk II mode.

## 5. MEMORY CONFIGURATION

- Program memory (ROM) ...... $16384 \times 8$ bits
- Addresses 0000 H and 0001 H

Vector table wherein the program start address and the values set for the RBE and MBE at the time a
$\overline{\text { RESET signal is generated are written. Reset and start are possible at an arbitrary address. }}$

- Addresses 0002H-000DH

Vector table wherein the program start address and values set for the RBE and MBE by the vectored interrupts are written. Interrupt execution can start at an arbitrary address.

- Addresses 0020H-007FH

Table area referenced by the GETI instruction Note.

Note The GETI instruction realizes a 1-byte instruction on behalf of an arbitrary 2-byte instruction, 3-byte instruction, or two 1-byte instructions. It is used to decrease the program steps.

- Data memory (RAM)
- Data area. .768 words $\times 4$ bits (000H-2FFH)
- Peripheral hardware area $\cdot .128$ words $\times 4$ bits (F80H-FFFH)

Figure 5-1. Program Memory Map


Note Can be performed only in the Mk II mode.

Remark In addition to the above, a branch can be taken to the address indicated by changing only the low-order 8 bits of PC by executing the BR PCDE, BR PCXA instruction.

Figure 5-2. Data Memory Map


Note For stack area, one memory bank can be selected among memory bank 0-2.

## 6. PERIPHERAL HARDWARE FUNCTIONS

### 6.1 Digital I/O Port

The following four types of I/O ports are available:

- CMOS input (PORT0 and 1) : 8 pins
- CMOS I/O (PORT2, 3, 6, 7, and 8) : 20 pins
- N-ch open-drain I/O (PORT4 and 5) : 8 pins
- Bit port output (BP0 through BP7) : 8 pins

Total : 44 pins

Table 6-1. Types and Features of Digital Ports

| Port Name | Function | Operation \& Features |  | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| PORTO | 4-bit input | When using serial interface function, the dual function pin can function as the output port depending on the operation mode. |  | Also used as the INT4, SCK, SO/SB0, SI/SB1 pins. |
| PORT1 |  | 4-bit input port |  | Also used as the INTOINT2 and TIO pins. |
| PORT2 | 4-bit I/O | Can be set to input mode or output mode in 4-bit units. |  | Also used as the PTO0PTO2, PCL, BUZ pins. |
| PORT3 |  | Can be set to input mode or output mode in 1-bit units. |  | Also used as the LCDCL, SYNC pins. |
| PORT4 | 4-bit I/O <br> ( N -channel open-drain, 13 V withstand voltage) | Can be set to input mode or output mode in 4-bit units. | Ports 4 and 5 are paired and data can be input/ output in 8-bit units. | On-chip pull-up resistor can be specified bit-wise by mask option. |
| PORT5 |  |  |  |  |
| PORT6 | 4-bit I/O | Can be set to input mode or output mode in 1-bit units. | Ports 6 and 7 are paired and data can be input/ output in 8 -bit units. | Also used as the KR0-KR3 pins. |
| PORT7 |  | Can be set to input mode or output mode in 4-bit units. |  | Also used as the KR4-KR7 pins. |
| PORT8 |  | Can be set to input mode or output mode in 4-bit units |  | Also used as the TI1, TI2, AN6, AN7 pins. |
| BP0-BP7 | 1-bit output | Outputs data bit-wise. Can be switched to LCD drive segment output S24-S31 by software. |  | - |

### 6.2 Clock Generator

The clock generator provides the clock signals to the CPU and peripheral hardware and its configuration is shown in Figure 6-1.

The operation of the clock generation circuit is determined by the processor clock control register (PCC) and system clock control register (SCC).

Two types of system clocks are available: main system clock and subsystem clock.
Furthermore, the instruction execution time can be changed.

- $0.95,1.91,3.81,15.3 \mu \mathrm{~s}$ (main system clock: at 4.19 MHz operation)
- $0.67,1.33,2.67,10.7 \mu \mathrm{~s}$ (main system clock: at 6.0 MHz operation)
- $122 \mu \mathrm{~s}$ (subsystem clock: at 32.768 kHz operation)

Figure 6-1. Clock Generator Block Diagram


Note Instruction execution

Remarks 1. $\mathrm{fx}_{\mathrm{x}}=$ Main system clock frequency
2. $\mathrm{f} X \mathrm{~T}=$ Subsystem clock frequency
3. $\Phi=$ CPU clock
4. PCC: Processor Clock Control Register
5. SCC: System Clock Control Register
6. One Clock cycle (tcy) of the CPU clock equal to one machine cycle of the instruction.

### 6.3 Subsystem Clock Oscillator Control Functions

The $\mu$ PD753036 subsystem clock oscillator has the following two control functions.

- Selects by software whether an on-chip feedback resistor is to be used or not ${ }^{\text {Note }}$.
- Reduces current consumption by decreasing the drive current of the on-chip inverter when the supply voltage is high ( $V_{D D} \geq 2.7 \mathrm{~V}$ ).

Note When the subsystem clock is not used, set SOS. 0 to 1 (so as not to use the internal feedback resistor), connect the XT1 pin to Vss, and open the XT2 pin to lower the supply current that is consumed in the subsystem clock oscillator.

The above functions can be used by switching the bits 0 and 1 of the sub-oscillator control register (SOS). (Refer to Figure 6-2.)

Figure 6-2. Subsystem Clock Oscillator


### 6.4 Clock Output Circuit

The clock output circuit is provided to output the clock pulses from the P22/PCL/PTO2 pin, and used to apply to the remote control waveform outputs and to supply clock pulses to the peripheral LSIs.

- Clock output (PCL): $\Phi, 524,262,65.5 \mathrm{kHz}$ (main system clock: at 4.19 MHz operation)
$\Phi, 750,375,93.8 \mathrm{kHz}$ (main system clock: at 6.0 MHz operation)

Figure 6-3. Clock Output Circuit Block Diagram


Remark Special care has been taken in designing the chip so that small-width pulses may not be output when switching clock output enable/disable.

### 6.5 Basic Interval Timer/Watchdog Timer

The basic interval timer/watchdog timer has the following functions.

- Interval timer operation to generate a reference time interrupt
- Watchdog timer operation to detect a runaway of program and reset the CPU
- Selects and counts the wait time when the standby mode is released
- Reads the contents of counting

Figure 6-4 Basic Interval Timer/Watchdog Timer Block Diagram


Note Instruction execution

### 6.6 Watch Timer

The $\mu$ PD753036 has one channel of watch timer. The functions of the watch timer are as follows:

- Sets the test flag (IRQM) with 0.5 sec interval. The standby mode can be released by the IRQM.
$\star \quad \bullet 0.5 \mathrm{sec}$ interval can be created by both the main system clock ( 4.19 MHz ) and subsystem clock ( 32.768 kHz ).
- Convenient for program debugging and checking as interval becomes 128 times shorter ( 3.91 ms ) with the fast feed mode.
- Outputs the frequencies (2.048, 4.096, 32.768 kHz ) to the BUZ pin (P23), usable for buzzer and trimming of system clock frequencies.
- Clears the frequency divider to make the clock start with zero seconds.

Figure 6-5. Watch Timer Block Diagram


The values enclosed in parentheses are applied when $\mathrm{fx}=4.19 \mathrm{MHz}$ and $\mathrm{fx}=32.768 \mathrm{kHz}$.

### 6.7 Timer/Event Counter

The $\mu$ PD753036 has three channels of timer/event counters. The configuration is shown in Figures 6-6 through $6-8$. The functions of the timer/event counter are as follows:

- Programmable interval timer operation
- Square wave output of any frequency to the PTOn pin. ( $n=0-2$ )
- Event counter operation
- Divides the frequency of signal input via the TIn pin to 1-Nth of the original signal and outputs the divided frequency to the PTOn pin (frequency division operation).
- Supplies the serial shift clock to the serial interface circuit.
- Reads the counting value.

The timer/event counter operates in the following four modes as set by the mode register.

Table 6-2. Operation Modes of Timer/Event Counter

|  | Channel | Channel 0 | Channel 1 |
| :--- | :---: | :---: | :---: |
| Mode | Channel 2 |  |  |
| 8-bit timer/event counter mode <br>  <br> Gate control function | NoNote | No | Yes |
| PWM pulse generator mode | No | No | Yes |
| 16-bit timer/event counter mode Gate control function | No | Yes |  |
| Carrier generator mode | No | Yes |  |

Note Used for gate control signal generation

Figure 6-6. Timer/Event Counter Block Diagram (channel 0)


Note Instruction execution

Caution When setting TMO, be sure to set bits 0 and 1 to 0 .

Figure 6-7. Timer/Event Counter Block Diagram (channel 1)


Note Instruction execution


Note Instruction execution

### 6.8 Serial Interface

The $\mu$ PD753036 incorporates a clock-synchronous 8-bit serial interface and can be used in the following four modes.

- Operation stop mode
- 3-wire serial I/O mode
- 2-wire serial I/O mode
- SBI mode

Figure 6-9. Serial Interface Block Diagram


### 6.9 LCD Controller/Driver

The $\mu$ PD753036 incorporates a display controller which generates segment and common signals according to the display data memory contents and incorporates segment and common drivers which can drive the panel directly.

The $\mu$ PD753036 LCD controller/driver functions are as follows:

- Display data memory is read automatically by DMA operation and segment and common signals are generated.
- Display mode can be selected from among the following five:
(1) Static
(2) $1 / 2$ duty (time multiplexing by 2 ), $1 / 2$ bias
(3) $1 / 3$ duty (time multiplexing by 3 ), $1 / 2$ bias
(4) $1 / 3$ duty (time multiplexing by 3 ), $1 / 3$ bias
(5) $1 / 4$ duty (time multiplexing by 4 ), $1 / 3$ bias
- A frame frequency can be selected from among four in each display mode.
- A maximum of 20 segment signal output pins (S12-S31) and four common signal bit port output (COMOСОм3).
- The segment signal output pins (S24-S27 and S28-S31) can be changed to the bit port output in 4-pin units.
- Split-resistor can be incorporated to supply LCD drive power. (Mask option)
- Various bias methods and LCD drive voltages can be applicable.
- When display is off, current flow to the split resistor is cut.
- Display data memory not used for display can be used for normal data memory.
- It can also operate by using the subsystem clock.



### 6.10 A/D Converter

$\mu$ PD753036 incorporates an 8-bit resolution A/D converter with an analog input (AN0-AN7). It uses the successive approximation method.

Figure 6-11. A/D Converter Block Diagram


### 6.11 Bit Sequential Buffer 16 Bits

The bit sequential buffer ( BSB ) is a special data memory for bit manipulation and the bit manipulation can be easily performed by changing the address specification and bit specification in sequence, therefore it is useful when processing a long data bit-wise.

Figure 6-12. Bit Sequential Buffer Format


INCS L

Remarks 1. In the pmem.@L addressing, the specified bit moves corresponding to the $L$ register.
2. In the pmem.@L addressing, the BSB can be manipulated regardless of MBE/MBS specification.

## 7. INTERRUPT FUNCTION AND TEST FUNCTION

The $\mu$ PD753036 has eight interrupt sources and two test sources. Of the test sources, INT2 has two types of edge-detected testable inputs.

The interrupt control circuit of the $\mu$ PD753036 has the following functions:

## (1) Interrupt function

- Vectored interrupt function for hardware control, enabling/disabling the interrupt acceptance by the interrupt enable flag (IE $\times \times \times$ ) and interrupt master enable flag (IME).
- Can set any interrupt start address.
- Nesting wherein the order of priority can be specified by the interrupt priority select register (IPS).
- Test function of interrupt request flag (IRQxxx). An interrupt generated can be checked by software.
- Release the standby mode. A release interrupt can be selected by the interrupt enable flag.


## (2) Test function

- Test request flag (IRQ×××) generation can be checked by software.
- Release the standby mode. The test source to be released can be selected by the test enable


Note Noise eliminator (Standby release is disable when noise eliminator is selected.)

## 8. STANDBY FUNCTION

In order to save power consumption while a program is in a standby mode, two types of standby modes (STOP mode and HALT mode) are provided for the $\mu$ PD753036.

Table 8-1. Operation Status in Standby Mode

|  |  | STOP Mode | HALT Mode |
| :---: | :---: | :---: | :---: |
| Set instruction |  | STOP instruction | HALT instruction |
| System clock when set |  | Settable only when the main system clock is used. | Settable both by the main system clock and subsystem clock. |
| Operation status | Clock generator | The main system clock stops oscillation. | Only the CPU $\Phi$ halts (oscillation continues). |
|  | Basic interval timer | Operation stops | Operation. (The IRQBT is set in the reference interval) Note 1 . |
|  | Serial interface | Operable only when an external $\overline{\text { SCK }}$ input is selected as the serial clock. | Operable Note 1 |
|  | Timer/event counter | Operable only when a signal input to the T10-T12 pins is specified as the count clock. | Operable Note 1 |
|  | Watch timer | Operable when $f_{x t}$ is selected as the count clock. | Operable |
|  | LCD driver controller | Operable only when $\mathrm{fxt}_{\mathrm{t}}$ is selected as the LCDCL. | Operable |
|  | External interrupt | The INT1, 2, and 4 are operable. Only the INTO is not operated. Note 2 |  |
|  | CPU | The operation stops. |  |
| Release signal |  | - Interrupt request signal sent from the operable hardware enabled by the interrupt enable flag. <br> - Test request signal sent from the test source enabled by the test enable flag <br> - RESET signal |  |

Notes 1. Cannot operate only when the main system clock stops.
2. Can operate only when the noise eliminator is not used $(\mathrm{IMO2}=1)$ by bit 2 of the edge detection mode register(IM0).

## 9. RESET FUNCTION

There are two reset inputs: external RESET signal and reset signal sent from the basic interval timer/watchdog timer. When either one of the reset signals are input, an internal reset signal is generated. Figure 9-1 shows the circuit diagram of the above two inputs.

Figure 9-1. Configuration of Reset Function


By the RESET signal generation, each device is initialized as listed in Table 9-1. Figure 9-2 shows the timing chart of the reset operation.

Figure 9-2. Reset Operation by RESET Signal Generation


Note The following two times can be selected by the mask option.
$2^{17} / \mathrm{fx}(21.8 \mathrm{~ms}$ : at 6.0 MHz operation, 31.3 ms : at 4.19 MHz operation)
$2^{15} / \mathrm{fx}(5.46 \mathrm{~ms}$ : at 6.0 MHz operation, 7.81 ms : at 4.19 MHz operation)

Table 9-1. Status of Each Device After Reset (1/2)

| Hardware |  |  | RESET Signal Generation in the Standby Mode | $\overline{\text { RESET Signal Generation }}$ in Operation |
| :---: | :---: | :---: | :---: | :---: |
| Program counter (PC) |  |  | Sets the low-order 6 bits of program memory's address 0000 H to the PC13-PC8 and the contents of address 0001 H to the PC7-PC0. | Sets the low-order 6 bits of program memory's address 0000 H to the PC13-PC8 and the contents of address 0001 H to the PC7-PC0. |
| PSW | Carry flag (CY) |  | Held | Undefined |
|  | Skip flag (SK0-SK2) |  | 0 | 0 |
|  | Interrupt status flag (IST0, 1) |  | 0 | 0 |
|  | Bank enable flag (MBE, RBE) |  | Sets the bit 6 of program memory's address 0000 H to the RBE and bit 7 to the MBE. | Sets the bit 6 of program memory's address 0000H to the RBE and bit 7 to the MBE. |
| Stack pointer (SP) |  |  | Undefined | Undefined |
| Stack bank select register (SBS) |  |  | 1000B | 1000B |
| Data memory (RAM) |  |  | Held | Undefined |
| General-purpose register (X, A, H, L, D, E, B, C) |  |  | Held | Undefined |
| Bank select register (MBS, RBS) |  |  | 0, 0 | 0, 0 |
| Basic interval <br> timer/watch- <br> dog timer |  | Counter (BT) | Undefined | Undefined |
|  |  | Mode register (BTM) | 0 | 0 |
|  |  | Watchdog timer enable flag (WDTM) | 0 | 0 |
| Timer/event counter (TO) |  | Counter (T0) | 0 | 0 |
|  |  | Modulo register (TMOD0) | FFH | FFH |
|  |  | Mode register (TM0) | 0 | 0 |
|  |  | TOE0, TOUT F/F | 0, 0 | 0, 0 |
| Timer/event counter (T1) |  | Counter (T1) | 0 | 0 |
|  |  | Modulo register (TMOD1) | FFH | FFH |
|  |  | Mode register (TM1) | 0 | 0 |
|  |  | TOE1, TOUT F/F | 0, 0 | 0, 0 |
| Timer/event counter (T2) |  | Counter (T2) | 0 | 0 |
|  |  | Modulo register (TMOD2) | FFH | FFH |
|  |  | High level period setting modulo register (TMOD2H) | FFH | FFH |
|  |  | Mode register (TM2) | 0 | 0 |
|  |  | TOE2, TOUT F/F | 0, 0 | 0, 0 |
|  |  | REMC, NRZ, NRZB | 0, 0, 0 | 0, 0, 0 |
|  |  | TGCE | 0 | 0 |
| Watch timer |  | Mode register (WM) | 0 | 0 |

Table 9-1. Status of Each Device After Reset (2/2)

| Hardware |  | RESET Signal Generation in the Standby Mode | $\overline{\text { RESET Signal Generation }}$ in Operation |
| :---: | :---: | :---: | :---: |
| Serial interface | Shift register (SIO) | Held | Undefined |
|  | Operating mode register (CSIM) | 0 | 0 |
|  | SBI control register (SBIC) | 0 | 0 |
|  | Slave address register (SVA) | Held | Undefined |
| Clock generator, clock output circuit | Processor clock control register (PCC) | 0 | 0 |
|  | System clock control register (SCC) | 0 | 0 |
|  | Clock output mode register (CLOM) | 0 | 0 |
| Sub-oscillator control register (SOS) |  | 0 | 0 |
| LCD controller/ driver | Display mode register (LCDM) | 0 | 0 |
|  | Display control register (LCDC) | 0 | 0 |
| Interrupt <br> function | Interrupt request flag (IRQ×××) | Reset (0) | Reset (0) |
|  | Interrupt enable flag (IExxx) | 0 | 0 |
|  | Interrupt master enable flag (IME) | 0 | 0 |
|  | INT0, 1, 2 mode registers (IM0, IM1, IM2) | 0, 0, 0 | 0, 0, 0 |
|  | Interrupt priority selection register (IPS) | 0 | 0 |
| Digital port | Output buffer | Off | Off |
|  | Output latch | Cleared (0) | Cleared (0) |
|  | I/O mode registers (PMGA, PMGB, BMGC) | 0 | 0 |
|  | Pull-up resistor setting register (POGA, POGB) | 0 | 0 |
| Bit sequential buffer (BSB0-BSB3) |  | Held | Undefined |

## 10. MASK OPTION

The $\mu$ PD753036 has the following mask options.

- P40-P43, P50-P53 mask options

On-chip pull-up resistors can be connected.
(1) On-chip pull-up resistors are specifiable bit-wise.
(2) On-chip pull-up resistors are not specifiable.

- Vlco-Vlc2 pin, BIAS pin mask option

On-chip dividing resistor for LCD drive can be connected.
(1) Dividing resistor is not connected.
(2) Four $10 \mathrm{k} \Omega$ (TYP.) dividing resistors are connected at the same time.
(3) Four $100 \mathrm{k} \Omega$ (TYP.) dividing resistors are connected at the same time.

- Standby function mask option

Wait times can be selected by a RESET signal.
(1) $2^{17} / \mathrm{fx}(21.8 \mathrm{~ms}$ : at $\mathrm{fx}=6.0 \mathrm{MHz}, 31.3 \mathrm{~ms}$ : at $\mathrm{fx}=4.19 \mathrm{MHz})$
(2) $2^{15} / \mathrm{fx}(5.46 \mathrm{~ms}:$ at $\mathrm{fx}=6.0 \mathrm{MHz}, 7.81 \mathrm{~ms}:$ at $\mathrm{fx}=4.19 \mathrm{MHz})$

- Subsystem clock mask option

Use of the internal feedback resistor can be selected.
(1) Internal feedback resistor can be used.
(Switched ON/OFF via software)
(2) Internal feedback resistor cannot be used.
(Switched out in hardware)

## 11. INSTRUCTION SETS

## (1) Expression formats and specification methods of operands

The operand is written in the operand column of each instruction in accordance with the specification method for the operand expression format of the instruction. For details, refer to RA75X Assembler Package User's Manual - Language (U12385E). If there are several elements, one of them is selected.

Capital letters and the + and - symbols are key words and are written as they are.
For immediate data, appropriate numbers and labels are written.
Instead of the labels such as mem, fmem, pmem, and bit, the symbols of the registers can be specified. However, there are restrictions in the labels that can be written for fmem and pmem. For details, refer to User's Manual.

| Representation format | Specification Method |
| :---: | :---: |
| $\begin{aligned} & \text { reg } \\ & \text { reg1 } \end{aligned}$ | $\begin{aligned} & \text { X, A, B, C, D, E, H, L } \\ & \text { X, B, C, D, E, H, L } \end{aligned}$ |
| rp <br> rp1 <br> rp2 <br> rp' <br> rp'1 | ```XA, BC, DE, HL BC, DE, HL BC, DE XA, BC, DE, HL, XA', BC', DE', HL' BC, DE, HL, XA', BC', DE', HL'``` |
| rpa <br> rpa1 | $\begin{aligned} & \mathrm{HL}, \mathrm{HL}+, \mathrm{HL}-, \mathrm{DE}, \mathrm{DL} \\ & \mathrm{DE}, \mathrm{DL} \end{aligned}$ |
| $\begin{aligned} & \text { n4 } \\ & \text { n8 } \end{aligned}$ | 4-bit immediate data or label 8-bit immediate data or label |
| mem <br> bit | 8 -bit immediate data or label Note 2-bit immediate data or label |
| fmem pmem | FBOH-FBFH, FFOH-FFFH immediate data or label FCOH-FFFH immediate data or label |
| addr <br> addr1 <br> caddr <br> faddr | 0000H-3FFFH immediate data or label <br> 0000H-3FFFH immediate data or label (Mk II mode only) <br> 12-bit immediate data or label <br> 11-bit immediate data or label |
| taddr | 20H-7FH immediate data (where bit $0=0$ ) or label |
| PORTn <br> IExxx <br> RBn <br> MBn | PORTO-PORT8 <br> IEBT, IET0-IET2, IE0-IE2, IE4, IECSI, IEW <br> RB0-RB3 <br> MB0, MB1, MB2, MB15 |

Note mem can be only used even address in 8-bit data processing.
(2) Legend in explanation of operation

| A | : A register, 4-bit accumulator |
| :--- | :--- |
| B | : B register |
| C | : C register |
| D | : D register |
| E | : E register |
| H | : H register |
| L | : L register |
| X | : X register |
| XA | : XA register pair; 8-bit accumulator |
| BC | : BC register pair |
| DE | : DE register pair |
| HL | : HL register pair |
| XA' | : XA' expanded register pair |
| BC' | : BC' expanded register pair |
| DE' | : DE' expanded register pair |
| HL' | : HL' expanded register pair |
| PC | : Program counter |
| SP | : Stack pointer |
| CY | : Carry flag, bit accumulator |
| PSW | : Program status word |
| MBE | : Memory bank enable flag |
| RBE | : Register bank enable flag |
| PORTn | : Port n (n = 0-8) |
| IME | : Interrupt master enable flag |
| IPS | : Interrupt priority selection register |
| IExxx | : Interrupt enable flag |
| RBS | : Register bank selection register |
| MBS | : Memory bank selection register |
| PCC | : Processor clock control register |
| : Separation between address and bit |  |
| (×x) | : The contents addressed by $\times x$ |
| $\times \times H$ | : Hexadecimal data |
| PX |  |

(3) Explanation of symbols under addressing area column


Remarks 1. MB indicates memory bank that can be accessed.
2. In *2, MB $=0$ independently of how MBE and MBS are set.
3. In *4 and *5, MB $=15$ independently of how MBE and MBS are set.
4. *6 to *11 indicate the areas that can be addressed.
(4) Explanation of number of machine cycles column
$S$ denotes the number of machine cycles required by skip operation when a skip instruction is executed. The value of $S$ varies as follows.

- When no skip is made: $S=0$
- When the skipped instruction is a 1- or 2-byte instruction: $S=1$
- When the skipped instruction is a 3-byte instruction ${ }^{\text {Note }}: ~ S=2$

Note 3-byte instruction: BR !addr, BRA !addr1, CALL !addr or CALLA !addr1 instruction

## Caution The GETI instruction is skipped in one machine cycle.

One machine cycle is equal to one cycle of CPU clock (= tcy); time can be selected from among four types by setting PCC.

| Instruction Group | Mnemonic | Operand | Number of Bytes | Number of Machine Cycles | Operation | Addressing <br> Area | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer | MOV | A, \#n4 | 1 | 1 | $\mathrm{A} \leftarrow \mathrm{n} 4$ |  | String effect A |
|  |  | reg1, \#n4 | 2 | 2 | $\mathrm{reg} 1 \leftarrow \mathrm{n} 4$ |  |  |
|  |  | XA, \#n8 | 2 | 2 | $\mathrm{XA} \leftarrow \mathrm{n} 8$ |  | String effect A |
|  |  | HL, \#n8 | 2 | 2 | $\mathrm{HL} \leftarrow \mathrm{n} 8$ |  | String effect B |
|  |  | rp2, \#n8 | 2 | 2 | $\mathrm{rp} 2 \leftarrow \mathrm{n} 8$ |  |  |
|  |  | A, @HL | 1 | 1 | $\mathrm{A} \leftarrow(\mathrm{HL})$ | *1 |  |
|  |  | A, @HL+ | 1 | $2+$ S | $\mathrm{A} \leftarrow(\mathrm{HL})$, then $\mathrm{L} \leftarrow \mathrm{L}+1$ | *1 | $\mathrm{L}=0$ |
|  |  | A, @HL- | 1 | $2+S$ | $\mathrm{A} \leftarrow(\mathrm{HL})$, then $\mathrm{L} \leftarrow \mathrm{L}-1$ | *1 | $\mathrm{L}=\mathrm{FH}$ |
|  |  | A, @rpa1 | 1 | 1 | $\mathrm{A} \leftarrow(\mathrm{rpa} 1)$ | *2 |  |
|  |  | XA, @HL | 2 | 2 | $\mathrm{XA} \leftarrow(\mathrm{HL})$ | *1 |  |
|  |  | @HL, A | 1 | 1 | $(\mathrm{HL}) \leftarrow \mathrm{A}$ | *1 |  |
|  |  | @HL, XA | 2 | 2 | $(\mathrm{HL}) \leftarrow \mathrm{XA}$ | *1 |  |
|  |  | A, mem | 2 | 2 | $\mathrm{A} \leftarrow(\mathrm{mem})$ | *3 |  |
|  |  | XA, mem | 2 | 2 | $\mathrm{XA} \leftarrow(\mathrm{mem})$ | *3 |  |
|  |  | mem, A | 2 | 2 | $($ mem $) \leftarrow \mathrm{A}$ | *3 |  |
|  |  | mem, XA | 2 | 2 | $(\mathrm{mem}) \leftarrow \mathrm{XA}$ | *3 |  |
|  |  | A, reg1 | 2 | 2 | $\mathrm{A} \leftarrow \mathrm{reg} 1$ |  |  |
|  |  | XA, rp' | 2 | 2 | $X A \leftarrow r p^{\prime}$ |  |  |
|  |  | reg1, A | 2 | 2 | reg1 $\leftarrow \mathrm{A}$ |  |  |
|  |  | rp'1, XA | 2 | 2 | rp '1 $\leftarrow \mathrm{XA}$ |  |  |
|  | XCH | A, @HL | 1 | 1 | $A \leftrightarrow(H L)$ | *1 |  |
|  |  | A, @HL+ | 1 | $2+S$ | A $\leftrightarrow(\mathrm{HL})$, then $L \leftarrow L+1$ | *1 | $\mathrm{L}=0$ |
|  |  | A, @HL- | 1 | $2+$ S | A $\leftrightarrow(\mathrm{HL})$, then $\mathrm{L} \leftarrow \mathrm{L}-1$ | *1 | $\mathrm{L}=\mathrm{FH}$ |
|  |  | A, @rpa1 | 1 | 1 | $\mathrm{A} \leftrightarrow(\mathrm{rpa1})$ | *2 |  |
|  |  | XA, @HL | 2 | 2 | $X A \leftrightarrow(H L)$ | *1 |  |
|  |  | A, mem | 2 | 2 | $\mathrm{A} \leftrightarrow(\mathrm{mem})$ | *3 |  |
|  |  | XA, mem | 2 | 2 | $X A \leftrightarrow(\mathrm{mem})$ | *3 |  |
|  |  | A, reg1 | 1 | 1 | $\mathrm{A} \leftrightarrow \mathrm{reg} 1$ |  |  |
|  |  | XA, rp' | 2 | 2 | $X A \leftrightarrow r p^{\prime}$ |  |  |


| Instruction Group | Mnemonic | Operand | Number of Bytes | Number of Machine Cycles | Operation | Addressing <br> Area | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Table reference | MOVT | XA, @PCDE | 1 | 3 | $\mathrm{XA} \leftarrow\left(\mathrm{PC}_{13-8}+\mathrm{DE}\right)_{\text {вом }}$ |  |  |
|  |  | XA, @PCXA | 1 | 3 | $\mathrm{XA} \leftarrow\left(\mathrm{PC}_{13-8+} \mathrm{XA}\right)_{\text {вом }}$ |  |  |
|  |  | XA, @BCDE ${ }^{\text {Note }}$ | 1 | 3 | $\mathrm{XA} \leftarrow\left(\mathrm{B}_{1,0+}+\mathrm{CDE}\right)_{\text {rom }}$ | *6 |  |
|  |  | XA, @BCXA ${ }^{\text {Note }}$ | 1 | 3 | $X A \leftarrow\left(\mathrm{~B}_{1,0+} \mathrm{CXA}\right)_{\text {Rom }}$ | *6 |  |
| Bit transfer | MOV1 | CY, fmem.bit | 2 | 2 | $\mathrm{CY} \leftarrow$ (fmem. bit) | * 4 |  |
|  |  | CY, pmem.@L | 2 | 2 | $\mathrm{CY} \leftarrow\left(\right.$ pmem $_{\left.7-2+\mathrm{L}_{3-2} . \mathrm{bit}\left(\mathrm{L}_{1-0}\right)\right)}$ | *5 |  |
|  |  | CY, @H+mem.bit | 2 | 2 | $\mathrm{CY} \leftarrow\left(\mathrm{H}+\mathrm{mem}_{3-0 . \mathrm{bit})}\right.$ | *1 |  |
|  |  | fmem.bit, CY | 2 | 2 | (fmem.bit) $\leftarrow C \mathrm{CY}$ | *4 |  |
|  |  | pmem.@L, CY | 2 | 2 | $\left(\right.$ pmem $\left.{ }_{7-2+L_{3-2} .} \mathrm{bit}^{\left(\mathrm{L}_{1-0}\right)}\right) \leftarrow \mathrm{CY}$ | *5 |  |
|  |  | @H+mem.bit, CY | 2 | 2 | $\left(\mathrm{H}+\mathrm{mem}_{3-0 . \mathrm{bit})} \leftarrow \mathrm{CY}\right.$ | *1 |  |
| Operation | ADDS | A, \#n4 | 1 | 1+S | $\mathrm{A} \leftarrow \mathrm{A}+\mathrm{n} 4$ |  | carry |
|  |  | XA, \#n8 | 2 | $2+S$ | $\mathrm{XA} \leftarrow \mathrm{XA}+\mathrm{n} 8$ |  | carry |
|  |  | A, @HL | 1 | 1+S | $\mathrm{A} \leftarrow \mathrm{A}+(\mathrm{HL})$ | *1 | carry |
|  |  | XA, rp' | 2 | $2+$ S | $X A \leftarrow X A+r p^{\prime}$ |  | carry |
|  |  | rp'1, XA | 2 | $2+$ S | rp '1 $\leftarrow \mathrm{rp}{ }^{\prime} 1+\mathrm{XA}$ |  | carry |
|  | ADDC | A, @HL | 1 | 1 | $\mathrm{A}, \mathrm{CY} \leftarrow \mathrm{A}+(\mathrm{HL})+\mathrm{CY}$ | *1 |  |
|  |  | XA, rp' | 2 | 2 | $X A, C Y \leftarrow X A+r p^{\prime}+C Y$ |  |  |
|  |  | rp'1, XA | 2 | 2 | $r p^{\prime} 1, C Y \leftarrow r p^{\prime} 1+X A+C Y$ |  |  |
|  | SUBS | A, @HL | 1 | 1+S | $\mathrm{A} \leftarrow \mathrm{A}-(\mathrm{HL})$ | *1 | borrow |
|  |  | XA, rp' | 2 | $2+$ S | $\mathrm{XA} \leftarrow \mathrm{XA}-\mathrm{rp}{ }^{\prime}$ |  | borrow |
|  |  | rp'1, XA | 2 | $2+S$ | rp '1 $\leftarrow \mathrm{rp}$ '1-XA |  | borrow |
|  | SUBC | A, @HL | 1 | 1 | $\mathrm{A}, \mathrm{CY} \leftarrow \mathrm{A}-(\mathrm{HL})-\mathrm{CY}$ | *1 |  |
|  |  | XA, rp' | 2 | 2 | XA, CY $\leftarrow \mathrm{XA}-\mathrm{rp}$ '-CY |  |  |
|  |  | rp'1, XA | 2 | 2 | rp'1, CY $\leftarrow$ rp'1-XA-CY |  |  |

Note Only the low-order 2-bits are valid for the B register.

| Instruction Group | Mnemonic | Operand | Number of Bytes | Number of Machine Cycles | Operation | Addressing <br> Area | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operation | AND | A, \#n4 | 2 | 2 | $A \leftarrow A \wedge n 4$ |  |  |
|  |  | A, @HL | 1 | 1 | $\mathrm{A} \leftarrow \mathrm{A} \wedge(\mathrm{HL})$ | *1 |  |
|  |  | XA, rp' | 2 | 2 | $X A \leftarrow X A \wedge r p^{\prime}$ |  |  |
|  |  | rp'1, XA | 2 | 2 | rp '1 $\leftarrow \mathrm{rp}$ '1 $\wedge$ XA |  |  |
|  | OR | A, \#n4 | 2 | 2 | $A \leftarrow A \vee n 4$ |  |  |
|  |  | A, @HL | 1 | 1 | $\mathrm{A} \leftarrow \mathrm{A} \vee(\mathrm{HL})$ | *1 |  |
|  |  | XA, rp' | 2 | 2 | $X A \leftarrow X A \vee r p^{\prime}$ |  |  |
|  |  | rp'1, XA | 2 | 2 | rp '1 $\leftarrow \mathrm{rp}$ '1 $\vee \mathrm{XA}$ |  |  |
|  | XOR | A, \#n4 | 2 | 2 | $A \leftarrow A \forall n 4$ |  |  |
|  |  | A, @HL | 1 | 1 | $A \leftarrow A \forall(H L)$ | *1 |  |
|  |  | XA, rp' | 2 | 2 | $X A \leftarrow X A \forall r p^{\prime}$ |  |  |
|  |  | rp'1, XA | 2 | 2 | rp '1 $\leftarrow \mathrm{rp}$ '1 $\forall \mathrm{XA}$ |  |  |
| Accumulator manipulation | RORC | A | 1 | 1 | $\mathrm{CY} \leftarrow \mathrm{A}_{0}, \mathrm{~A}_{3} \leftarrow \mathrm{CY}, \mathrm{A}_{n-1} \leftarrow \mathrm{~A}_{n}$ |  |  |
|  | NOT | A | 2 | 2 | $\mathrm{A} \leftarrow \overline{\mathrm{A}}$ |  |  |
| Increment and Decrement | INCS | reg | 1 | 1+S | $\mathrm{reg} \leftarrow \mathrm{reg}+1$ |  | $\mathrm{reg}=0$ |
|  |  | rp1 | 1 | 1+S | $\mathrm{rp} 1 \leftarrow \mathrm{rp} 1+1$ |  | $\mathrm{rp1}=00 \mathrm{H}$ |
|  |  | @HL | 2 | $2+$ S | $(\mathrm{HL}) \leftarrow(\mathrm{HL})+1$ | *1 | $(\mathrm{HL})=0$ |
|  |  | mem | 2 | $2+$ S | $($ mem $) \leftarrow($ mem $)+1$ | *3 | $(\mathrm{mem})=0$ |
|  | DECS | reg | 1 | 1+S | $\mathrm{reg} \leftarrow \mathrm{reg}-1$ |  | $\mathrm{reg}=\mathrm{FH}$ |
|  |  | rp' | 2 | $2+S$ | $\mathrm{rp}{ }^{\prime} \leftarrow \mathrm{rp} \mathrm{P}^{\prime}-1$ |  | rp'=FFH |
| Comparison | SKE | reg, \#n4 | 2 | $2+$ S | Skip if reg $=\mathrm{n} 4$ |  | $\mathrm{reg}=\mathrm{n} 4$ |
|  |  | @HL, \#n4 | 2 | $2+$ S | Skip if (HL) $=\mathrm{n} 4$ | *1 | $(\mathrm{HL})=\mathrm{n} 4$ |
|  |  | A, @HL | 1 | 1+S | Skip if $A=(H L)$ | *1 | $\mathrm{A}=(\mathrm{HL})$ |
|  |  | XA, @HL | 2 | $2+$ S | Skip if $\mathrm{XA}=(\mathrm{HL})$ | *1 | $X A=(H L)$ |
|  |  | A, reg | 2 | $2+$ S | Skip if $A=r e g$ |  | $\mathrm{A}=$ reg |
|  |  | XA, rp' | 2 | $2+$ S | Skip if $X A=r p^{\prime}$ |  | $X A=r{ }^{\prime}$ |
| Carry flag manipulation | SET1 | CY | 1 | 1 | CY $\leftarrow 1$ |  |  |
|  | CLR1 | CY | 1 | 1 | CY $\leftarrow 0$ |  |  |
|  | SKT | CY | 1 | 1+S | Skip if $C Y=1$ |  | $C Y=1$ |
|  | NOT1 | CY | 1 | 1 | $\mathrm{CY} \leftarrow \overline{\mathrm{CY}}$ |  |  |


| Instruction Group | Mnemonic | Operand | Number of Bytes | Number of Machine Cycles | Operation | Addressing <br> Area | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Memory bit manipulation | SET1 | mem.bit | 2 | 2 | (mem. bit) $\leftarrow 1$ | *3 |  |
|  |  | fmem.bit | 2 | 2 | (fmem.bit) $\leftarrow 1$ | *4 |  |
|  |  | pmem.@L | 2 | 2 | $\left(\right.$ pmem $\left._{7-2+L_{3-2}} . \operatorname{bit}\left(\mathrm{L}_{1-0}\right)\right) \leftarrow 1$ | *5 |  |
|  |  | @H+mem.bit | 2 | 2 | $\left(\mathrm{H}+\right.$ mem $\left._{3-0 . \mathrm{bit}}\right) \leftarrow 1$ | *1 |  |
|  | CLR1 | mem.bit | 2 | 2 | $($ mem.bit) $\leftarrow 0$ | *3 |  |
|  |  | fmem.bit | 2 | 2 | (fmem. bit) $\leftarrow 0$ | *4 |  |
|  |  | pmem.@L | 2 | 2 | $\left(\right.$ pmem $\left._{7-2+L_{3-2 .}} \operatorname{bit}^{\left(L_{1-0}\right)}\right) \leftarrow 0$ | *5 |  |
|  |  | @H+mem.bit | 2 | 2 | $\left(\mathrm{H}+\right.$ mem $_{3-0}$. bit $) \leftarrow 0$ | *1 |  |
|  | SKT | mem.bit | 2 | $2+$ S | Skip if (mem. bit)=1 | *3 | (mem.bit) $=1$ |
|  |  | fmem.bit | 2 | $2+S$ | Skip if (fmem. bit) $=1$ | *4 | $($ fmem.bit) $=1$ |
|  |  | pmem.@L | 2 | $2+S$ | Skip if (pmem7-2+L3-2.bit $\left(L_{1-0}\right)$ ) $=1$ | *5 | (pmem.@L)=1 |
|  |  | @H+mem.bit | 2 | $2+$ S | Skip if ( $\mathrm{H}+\mathrm{mem}_{3-0.0 \mathrm{bit})=1}$ | *1 | (@H+mem.bit)=1 |
|  | SKF | mem.bit | 2 | $2+$ S | Skip if (mem. bit) $=0$ | *3 | ( mem. bit) $=0$ |
|  |  | fmem.bit | 2 | $2+$ S | Skip if (fmem. bit) $=0$ | *4 | $($ fmem.bit) $=0$ |
|  |  | pmem.@L | 2 | $2+$ S |  | *5 | (pmem.@L)=0 |
|  |  | @H+mem.bit | 2 | $2+$ S | Skip if $\left(\mathrm{H}+\mathrm{mem}_{3-0 . \mathrm{bit})=0}\right.$ | *1 | (@H+mem.bit)=0 |
|  | SKTCLR | fmem.bit | 2 | $2+$ S | Skip if (fmem.bit)=1 and clear | *4 | $($ fmem.bit) $=1$ |
|  |  | pmem.@L | 2 | $2+$ S |  | *5 | (pmem.@L)=1 |
|  |  | @H+mem.bit | 2 | 2+S | Skip if ( $\mathrm{H}+$ mem $_{3-0}$.bit $)=1$ and clear | *1 | (@H+mem.bit)=1 |
|  | AND1 | CY, fmem. bit | 2 | 2 | $\mathrm{CY} \leftarrow \mathrm{CY} \wedge$ (fmem.bit) | *4 |  |
|  |  | CY, pmem.@L | 2 | 2 | $\mathrm{CY} \leftarrow \mathrm{CY} \wedge\left(\right.$ pmem $_{\left.7-2+\mathrm{L}_{3-2} . \mathrm{bit}\left(\mathrm{L}_{1-0}\right)\right)}$ | *5 |  |
|  |  | CY, @H+mem.bit | 2 | 2 | $\mathrm{CY} \leftarrow \mathrm{CY} \wedge\left(\mathrm{H}+\right.$ mem $_{3-0}$. bit $)$ | *1 |  |
|  | OR1 | CY, fmem. bit | 2 | 2 | $\mathrm{CY} \leftarrow \mathrm{CY} \vee$ (fmem.bit) | *4 |  |
|  |  | CY, pmem.@L | 2 | 2 | $\mathrm{CY} \leftarrow \mathrm{CY} \vee\left(\right.$ pmem $_{\left.7-2+\mathrm{L}_{3-2} . \mathrm{bit}\left(\mathrm{L}_{1-0}\right)\right)}$ | *5 |  |
|  |  | CY, @H+mem.bit | 2 | 2 | $\mathrm{CY} \leftarrow \mathrm{CY} \vee\left(\mathrm{H}+\mathrm{mem}_{3-0}\right.$. bit $)$ | *1 |  |
|  | XOR1 | CY, fmem. bit | 2 | 2 | $C Y \leftarrow C Y \forall$ (fmem.bit) | *4 |  |
|  |  | CY, pmem.@L | 2 | 2 | $\mathrm{CY} \leftarrow \mathrm{CY} \forall\left(\right.$ pmem $_{\left.7-2+\mathrm{L}_{3-2} . \mathrm{bit}\left(\mathrm{L}_{1-0}\right)\right)}$ | *5 |  |
|  |  | CY, @H+mem.bit | 2 | 2 | $\mathrm{CY} \leftarrow \mathrm{CY} \forall\left(\mathrm{H}+\right.$ mem $_{3}$-o. bit$)$ | *1 |  |


| Instruction Group | Mnemonic | Operand | Number of Bytes | Number of Machine Cycles | Operation | Addressing Area | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Branch | $\mathrm{BR}^{\text {Note1 }}$ | addr | - | - | $\begin{aligned} & \mathrm{PC}_{13-0} \leftarrow \text { addr } \\ & \left(\begin{array}{l} \text { Select appropriate instruction from } \\ \text { among BR !addr, BRCB !caddr, and } \\ \text { BR \$addr according to the assembler } \\ \text { being used. } \\ \text { BR !addr } \\ \text { BRCB !caddr } \\ \text { BR \$addr } \end{array}\right. \end{aligned}$ | *6 |  |
|  |  | addr1 | - | - | $\begin{aligned} & \mathrm{PC}_{13-0} \leftarrow \text { addr1 } 1 \\ & \text { Select appropriate instruction from } \\ & \text { the following according to the } \\ & \text { assembler being used. } \\ & \text { BR !addr } \\ & \text { BRA !addr1 } \\ & \text { BRCB !caddr } \\ & \text { BR } \$ \text { sddr1 } 1 \end{aligned}$ | *11 |  |
|  |  | !addr | 3 | 3 | $\mathrm{PC}_{13-0} \leftarrow$ addr | *6 |  |
|  |  | \$addr | 1 | 2 | $\mathrm{PC}_{13-0} \leftarrow \mathrm{addr}$ | *7 |  |
|  |  | \$addr1 | 1 | 2 | $\mathrm{PC}_{13-0} \leftarrow$ addr 1 |  |  |
|  |  | PCDE | 2 | 3 | $\mathrm{PC}_{13-0} \leftarrow \mathrm{PC}_{13-8+} \mathrm{DE}$ |  |  |
|  |  | PCXA | 2 | 3 | $\mathrm{PC}_{13-0} \leftarrow \mathrm{PC}_{13-8+} \mathrm{XA}$ |  |  |
|  |  | BCDE ${ }^{\text {Note } 2}$ | 2 | 3 | $\mathrm{PC}_{13-0} \leftarrow \mathrm{~B}_{1,0+} \mathrm{CDE}$ | *6 |  |
|  |  | BCXA ${ }^{\text {Note }} 2$ | 2 | 3 | $\mathrm{PC}_{13-0} \leftarrow \mathrm{~B}_{1,0+}$ CXA | *6 |  |
|  | BRA ${ }^{\text {Note }} 1$ | !addr1 | 3 | 3 | $\mathrm{PC}_{13-0} \leftarrow$ addr 1 | *11 |  |
|  | BRCB | !caddr | 2 | 2 | $\mathrm{PC}_{13-0} \leftarrow \mathrm{PC}_{13,12}+\mathrm{caddr}_{11-0}$ | *8 |  |
| Subroutine stack control | CALLA ${ }^{\text {Note } 1}$ | !addr1 | 3 | 3 | $\begin{aligned} & (\mathrm{SP}-5)(\mathrm{SP}-6)(\mathrm{SP}-3)(\mathrm{SP}-4) \leftarrow 0,0, \mathrm{PC}_{13-0} \\ & (\mathrm{SP}-2) \leftarrow \times, \times, \mathrm{MBE}, \mathrm{RBE} \\ & \mathrm{PC}_{13-0} \leftarrow \text { addr1, SP } \leftarrow \mathrm{SP}-6 \end{aligned}$ | *11 |  |
|  | CALL ${ }^{\text {Note }} 1$ | !addr | 3 | 3 | $\begin{aligned} & (\mathrm{SP}-4)(\mathrm{SP}-1)(\mathrm{SP}-2) \leftarrow \mathrm{PC}_{11-0} \\ & (\mathrm{SP}-3) \leftarrow \mathrm{MBE}, \mathrm{RBE}, \mathrm{PC}_{13}, \mathrm{PC}_{12} \\ & \mathrm{PC}_{13-0} \leftarrow \text { addr, } \mathrm{SP} \leftarrow \mathrm{SP}-4 \end{aligned}$ | *6 |  |
|  |  |  |  | 4 | $\begin{aligned} & (\mathrm{SP}-5)(\mathrm{SP}-6)(\mathrm{SP}-3)(\mathrm{SP}-4) \leftarrow 0,0, \mathrm{PC}_{13-0} \\ & (\mathrm{SP}-2) \leftarrow \times, \times, \mathrm{MBE}, \mathrm{RBE} \\ & \mathrm{PC}_{13-0} \leftarrow \text { addr, SP } \leftarrow \mathrm{SP}-6 \end{aligned}$ |  |  |
|  | CALLF ${ }^{\text {Note } 1}$ | !faddr | 2 | 2 | $(\mathrm{SP}-4)(\mathrm{SP}-1)(\mathrm{SP}-2) \leftarrow \mathrm{PC}_{11-0}$ $(\mathrm{SP}-3) \leftarrow \mathrm{MBE}, \mathrm{RBE}, \mathrm{PC}_{13}, \mathrm{PC}_{12}$ $\mathrm{PC}_{13-0} \leftarrow 000$ +faddr, $\mathrm{SP} \leftarrow \mathrm{SP}-4$ | *9 |  |
|  |  |  |  | 3 | $\begin{aligned} & (\mathrm{SP}-5)(\mathrm{SP}-6)(\mathrm{SP}-3)(\mathrm{SP}-4) \leftarrow 0,0, \mathrm{PC}_{13-0} \\ & (\mathrm{SP}-2) \leftarrow \times, \times, \mathrm{MBE}, \mathrm{RBE} \\ & \mathrm{PC}_{13-0} \leftarrow 000+\text { +faddr, } \mathrm{SP} \leftarrow \mathrm{SP}-6 \end{aligned}$ |  |  |

Notes 1. The above operations in the shaded boxes can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.
2. Only the low-order 2 bits are valid for the $B$ register.

| Instruction Group | Mnemonic | Operand | Number of Bytes | Number of Machine Cycles | Operation | Addressing <br> Area | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Subroutine stack control | RET ${ }^{\text {Note }} 1$ |  | 1 | 3 | $\begin{aligned} & \mathrm{MBE}, \mathrm{RBE}, \mathrm{PC}_{13}, \mathrm{PC}_{12} \leftarrow(\mathrm{SP}+1) \\ & \mathrm{PC} \mathrm{C}_{11-0} \leftarrow(\mathrm{SP})(\mathrm{SP}+3)(\mathrm{SP}+2), \\ & \mathrm{SP} \leftarrow \mathrm{SP}+4 \\ & \hline \times, \times, \mathrm{MBE}, \mathrm{RBE} \leftarrow(\mathrm{SP}+4) \\ & 0,0, \mathrm{PC}_{13}, \mathrm{PC}_{12} \leftarrow(\mathrm{SP}+1) \\ & \mathrm{PC}_{11-0} \leftarrow(\mathrm{SP})(\mathrm{SP}+3)(\mathrm{SP}+2), \mathrm{SP} \leftarrow \mathrm{SP}+6 \end{aligned}$ |  |  |
|  | RETS ${ }^{\text {Note } 1}$ |  | 1 | $3+$ S | MBE, RBE, $\mathrm{PC}_{13}, \mathrm{PC}_{12} \leftarrow(\mathrm{SP}+1)$ $\mathrm{PC}_{11-0} \leftarrow(\mathrm{SP})(\mathrm{SP}+3)(\mathrm{SP}+2)$ $\mathrm{SP} \leftarrow \mathrm{SP}+4$ <br> then skip unconditionally $\begin{aligned} & \times, x, \mathrm{MBE}, \mathrm{RBE} \leftarrow(\mathrm{SP}+4) \\ & 0,0, \mathrm{PC}_{13}, \mathrm{PC}_{12} \leftarrow(\mathrm{SP}+1) \\ & \mathrm{PC}_{11-0} \leftarrow(\mathrm{SP})(\mathrm{SP}+3)(\mathrm{SP}+2), \mathrm{SP} \leftarrow \mathrm{SP}+6 \\ & \text { then skip unconditionally } \end{aligned}$ |  | Unconditional |
|  | RET ${ }^{\text {Note }} 1$ |  | 1 | 3 | $\begin{aligned} & \mathrm{MBE}, \mathrm{RBE}, \mathrm{PC}_{13}, \mathrm{PC}_{12} \leftarrow(\mathrm{SP}+1) \\ & \mathrm{PC}_{11-0} \leftarrow(\mathrm{SP})(\mathrm{SP}+3)(\mathrm{SP}+2) \\ & \mathrm{PSW} \leftarrow(\mathrm{SP}+4)(\mathrm{SP}+5), \mathrm{SP} \leftarrow \mathrm{SP}+6 \\ & 0,0, \mathrm{PC}_{13}, \mathrm{PC}_{12} \leftarrow(\mathrm{SP}+1) \\ & \mathrm{PC}_{11-0} \leftarrow(\mathrm{SP})(\mathrm{SP}+3)(\mathrm{SP}+2) \\ & \mathrm{PSW} \leftarrow(\mathrm{SP}+4)(\mathrm{SP}+5), \mathrm{SP} \leftarrow \mathrm{SP}+6 \end{aligned}$ |  |  |
|  | PUSH | rp | 1 | 1 | $(\mathrm{SP}-1)(\mathrm{SP}-2) \leftarrow \mathrm{rp}, \mathrm{SP} \leftarrow \mathrm{SP}-2$ |  |  |
|  |  | BS | 2 | 2 | $(\mathrm{SP}-1) \leftarrow \mathrm{MBS},(\mathrm{SP}-2) \leftarrow \mathrm{RBS}, \mathrm{SP} \leftarrow \mathrm{SP}-2$ |  |  |
|  | POP | rp | 1 | 1 | $\mathrm{rp} \leftarrow(\mathrm{SP}+1)(\mathrm{SP}), \mathrm{SP} \leftarrow \mathrm{SP}+2$ |  |  |
|  |  | BS | 2 | 2 | $\mathrm{MBS} \leftarrow(\mathrm{SP}+1), \mathrm{RBS} \leftarrow(\mathrm{SP}), \mathrm{SP} \leftarrow \mathrm{SP}+2$ |  |  |
| Interrupt control | El |  | 2 | 2 | $\operatorname{IME}(\operatorname{IPS} .3) \leftarrow 1$ |  |  |
|  |  | IExxX | 2 | 2 | $\operatorname{IE} \times \times \times \leftarrow 1$ |  |  |
|  | DI |  | 2 | 2 | $\operatorname{IME}(\operatorname{IPS} .3) \leftarrow 0$ |  |  |
|  |  | IEXXX | 2 | 2 | $\operatorname{IE} \times \times \times \leftarrow 0$ |  |  |
| Input/output | $1 \mathrm{~N}^{\text {Note } 2}$ | A, PORTn | 2 | 2 | $\mathrm{A} \leftarrow$ PORTn $\quad(\mathrm{n}=0-8)$ |  |  |
|  |  | XA, PORTn | 2 | 2 | $\mathrm{XA} \leftarrow$ PORTn+1, PORTn $\quad(\mathrm{n}=4,6)$ |  |  |
|  | OUT ${ }^{\text {Note } 2}$ | PORTn, A | 2 | 2 | PORTn $\leftarrow \mathrm{A} \quad(\mathrm{n}=2-8)$ |  |  |
|  |  | PORTn, XA | 2 | 2 | PORTn+1, PORTn $\leftarrow$ XA $\quad(\mathrm{n}=4,6)$ |  |  |
| CPU control | HALT |  | 2 | 2 | Set HALT Mode (PCC. $2 \leftarrow 1$ ) |  |  |
|  | STOP |  | 2 | 2 | Set STOP Mode (PCC. $3 \leftarrow 1$ ) |  |  |
|  | NOP |  | 1 | 1 | No Operation |  |  |

Notes 1. The above operations in the shaded boxes can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.
2. While the IN instruction and OUT instruction are being executed, the MBE must be set to 0 or 1 and MBS must be set to 15 .

| Instruction Group | Mnemonic | Operand | Number of Bytes | Number of Machine Cycles | Operation | Addressing <br> Area | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Special | SEL | RBn | 2 | 2 | $\mathrm{RBS} \leftarrow \mathrm{n} \quad(\mathrm{n}=0-3)$ |  |  |
|  |  | MBn | 2 | 2 | MBS $\leftarrow \mathrm{n} \quad(\mathrm{n}=0-2,15)$ |  |  |
|  | GETINotes 1, 2 | taddr | 1 | 3 | - When TBR instruction $\mathrm{PC}_{13-0} \leftarrow($ taddr $) 5-0+($ taddr+1$)$ | *10 |  |
|  |  |  |  |  | - When TCALL instruction $\begin{aligned} & (\mathrm{SP}-4)(\mathrm{SP}-1)(\mathrm{SP}-2) \leftarrow \mathrm{PC}_{11-0} \\ & (\mathrm{SP}-3) \leftarrow \mathrm{MBE}, \mathrm{RBE}, \mathrm{PC}_{13}, \mathrm{PC}_{12} \\ & \mathrm{PC}_{13-0} \leftarrow \text { (taddr) } 5-0+(\text { taddr}+1) \\ & \mathrm{SP} \leftarrow \mathrm{SP}-4 \end{aligned}$ |  |  |
|  |  |  |  |  | - When instruction other than TBR and TCALL instructions (taddr) (taddr+1) instruction is executed |  | Depending on the reference instruction |
|  |  |  | 1 | 3 | - When TBR instruction $\mathrm{PC}_{13-0} \leftarrow($ taddr $) 5-0+($ taddr +1$)$ $\mathrm{PC}_{14} \leftarrow 0$ |  |  |
|  |  |  |  | 4 | - When TCALL instruction $\begin{aligned} & (\mathrm{SP}-5)(\mathrm{SP}-6)(\mathrm{SP}-3)(\mathrm{SP}-4) \leftarrow 0,0, \mathrm{PC}_{13-0} \\ & (\mathrm{SP}-2) \leftarrow \times, \times, \mathrm{MBE}, \mathrm{RBE} \\ & \mathrm{PC}_{13-0} \leftarrow(\text { taddr }) 5-0+(\text { taddr }+1) \\ & \mathrm{SP} \leftarrow \mathrm{SP}-6 \end{aligned}$ |  |  |
|  |  |  |  | 3 | - When instruction other than TBR and TCALL instructions (taddr) (taddr +1 ) instruction is executed |  | Depending on the reference instruction |

Notes 1. The shaded box is applicable only to the MkII mode. The other area is applicable only to Mk I mode.
2. The TBR and TCALL instructions are the table definition assembler pseudo instructions of the GETI instruction.

## 12. ELECTRICAL CHARACTERISTICS

## Absolute Maximum Ratings ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| Parameter | Symbol |  | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | VDD |  |  | -0.3 to +7.0 | V |
| Input voltage | $V_{11}$ | Other | han ports 4, 5 | -0.3 to $V_{D D}+0.3$ | V |
|  | $\mathrm{V}_{12}$ | $\begin{aligned} & \text { Ports } \\ & 4,5 \end{aligned}$ | Pull-up resistor provided | -0.3 to $V_{D D}+0.3$ | V |
|  |  |  | N -ch open drain | -0.3 to +14 | V |
| Output voltage | Vo |  |  | -0.3 to $V_{\text {DD }}+0.3$ | V |
| High-level output current | Іон | Per pi |  | -10 | mA |
|  |  | Total | all pins | -30 | mA |
| Low-level output current | IoL | Per pin |  | 30 | mA |
|  |  | Total | all pins | 200 | mA |
| Ambient operating temperature | $\mathrm{T}_{\mathrm{A}}$ |  |  | -40 to +85 Note | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Note To drive LCD in the normal mode, $\mathrm{T}_{\mathrm{A}}=-10$ to $+85^{\circ} \mathrm{C}$

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Capacitance ( $\left.\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input capacitance | Cin | $\mathrm{f}=1 \mathrm{MHz}$ <br> Pins other than tested pins: 0 V |  |  | 15 | pF |
| Output capacitance | Cout |  |  |  | 15 | pF |
| I/O capacitance | Cıo |  |  |  | 15 | pF |

Main System Clock Oscillator Characteristics ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$, $\mathrm{VDD}=1.8$ to 5.5 V )

| Oscillator | Recommended Circuit | Parameter | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ceramic oscillator |  | Oscillation frequency $(f x)^{\text {Note }} 1$ |  | 1.0 |  | $6.0^{\text {Note } 2}$ | MHz |
|  |  | Oscillation stabilization time ${ }^{\text {Note } 3}$ | After Vod has reached MIN. value of oscillation voltage range |  |  | 4 | ms |
| Crystal resonator |  | Oscillation frequency $(\mathrm{fx})^{\text {Note }} 1$ |  | 1.0 |  | $6.0^{\text {Note } 2}$ | MHz |
|  |  | Oscillation <br> stabilization time ${ }^{\text {Note } 3}$ | $\mathrm{V} D \mathrm{D}=4.5$ to 5.5 V |  |  | 10 | ms |
|  |  |  |  |  |  | 30 |  |
| External clock |  | X1 input frequency $(\mathrm{fx})^{\text {Note }} 1$ |  | 1.0 |  | $6.0^{\text {Note } 2}$ | MHz |
|  |  | X1 input high-, low-level widths (txh, txL) |  | 83.3 |  | 500 | ns |

Notes 1. The oscillation frequency and X 1 input frequency shown above indicate characteristics of the oscillator only. For the instruction execution time, refer to $\mathbf{A C}$ Characteristics.
2. If the oscillation frequency is $4.19 \mathrm{MHz}<\mathrm{fx}<6.0 \mathrm{MHz}$ at $1.8 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$, do not select the processor clock control register $(P C C)=0011$. If $\mathrm{PCC}=0011$, one machine cycle is less than $0.95 \mu \mathrm{~s}$, falling short of the rated value of $0.95 \mu \mathrm{~s}$.
3. The oscillation stabilization time is the time required for oscillation to be stabilized after VDD has been applied or STOP mode has been released.

Caution When using the main system clock oscillator, wire the portion enclosed in the dotted line in the above figure as follows to prevent adverse influences due to wiring capacitance:

- Keep the wiring length as short as possible.
- Do not cross the wiring with other signal lines.
- Do not route the wiring in the vicinity of a line through which a high alternating current flows.
- Always keep the ground point of the capacitor of the oscillator at the same potential as Vdd.
- Do not ground to a power supply pattern through which a high current flows.
- Do not extract signals from the oscillator.

Subsystem Clock Oscillator Characteristics ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V} D \mathrm{D}=1.8$ to 5.5 V )

| Oscillator | Recommended Circuit | Parameter | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Crystal resonator |  | Oscillation frequency $(f x T)^{\text {Note } 1}$ |  | 32 | 32.768 | 35 | kHz |
|  |  | Oscillation stabilization time ${ }^{\text {Note } 2}$ | $V_{\text {DD }}=4.5$ to 5.5 V |  | 1.0 | 2 | s |
|  |  |  |  |  |  | 10 |  |
| External clock | $\frac{\|\mathrm{xT} 1 \quad \mathrm{xT2}\|}{\square>0}$ | XT1 input frequency $(\mathrm{fxt})^{\text {Note } 1}$ |  | 32 |  | 100 | kHz |
|  |  | XT1 input high-, low-level widths (tхтн, tхть) |  | 5 |  | 15 | $\mu \mathrm{s}$ |

Notes 1. The oscillation frequency shown above indicate characteristics of the oscillator only. For the instruction execution time, refer to AC Characteristics.
2. The oscillation stabilization time is the time required for oscillation to be stabilized after Vod has been applied.

Caution When using the subsystem clock oscillator, wire the portion enclosed in the dotted line in the above figure as follows to prevent adverse influences due to wiring capacitance:

- Keep the wiring length as short as possible.
- Do not cross the wiring with other signal lines.
- Do not route the wiring in the vicinity of a line through which a high alternating current flows.
- Always keep the ground point of the capacitor of the oscillator at the same potential as Vdd.
- Do not ground to a power supply pattern through which a high current flows.
- Do not extract signals from the oscillator.

The subsystem clock oscillator has a low amplification factor to reduce current consumption and is more susceptible to noise than the main system clock oscillator. Therefore, exercise utmost care in wiring the subsystem clock oscillator.

## Recommended Oscillator Constants

Ceramic resonator $\left(\mathrm{T}_{\mathrm{A}}=-20\right.$ to $\left.+80^{\circ} \mathrm{C}\right)$

| Manufacturer | Part Number | $\begin{aligned} & \text { Frequency } \\ & (\mathrm{MHz}) \end{aligned}$ | Oscillator Constant (pF) |  | Oscillation Voltage Range (Vod) |  | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | C1 | C2 | MIN. (V) | MAX. (V) |  |
| TDK Corp. | CCR1000K2 | 1.0 | 100 | 100 | 2.4 | 5.5 | - |
|  | CCR4.19MC3 | 4.19 | - | - |  |  | Capacitor-contained model |
|  | CCR5.0MC3 | 5.0 |  |  |  |  |  |
|  | CCR6.0MC3 | 6.0 |  |  |  |  |  |
|  | FCR4.19MC5 | 4.19 |  |  |  |  |  |
|  | FCR5.0MC5 | 5.0 |  |  |  |  |  |
|  | FCR6.0MC5 | 6.0 |  |  |  |  |  |
| Murata Mfg. Co., Ltd. | CSB1000JNote | 1.0 | 100 | 100 | 2.0 | 5.5 | $\mathrm{Rd}=2.2 \mathrm{k} \Omega$ |
|  | CSA2.00MG040 | 2.0 | 100 | 100 | 2.0 | 5.5 | - |
|  | CST2.00MG040 |  | - | - |  |  | Capacitor-contained model |
|  | CSA4.19MG | 4.19 | 30 | 30 | 2.0 | 5.5 | - |
|  | CST4.19MGW |  | - | - |  |  | Capacitor-contained model |
|  | CSA4.19MGU |  | 30 | 30 | 1.8 |  | - |
|  | CST4.19MGWU |  | - | - |  |  | Capacitor-contained model |
|  | CSA6.00MG | 6.0 | 30 | 30 | 2.7 | 5.5 | - |
|  | CST6.00MGW |  | - | - |  |  | Capacitor-contained model |
|  | CSA6.00MGU |  | 30 | 30 | 2.4 |  | - |
|  | CST6.00MGWU |  | - | - |  |  | Capacitor-contained model |
| Kyocera Corp. | KBR-1000F/Y | 1.0 | 100 | 100 | 1.8 | 5.5 | - |
|  | KBR-2.0MS | 2.0 | 68 | 68 | 2.0 | 5.5 |  |
|  | KBR-4.19MKC | 4.19 | - | - | 1.9 | 5.5 | Capacitor-contained model |
|  | KBR-4.19MSB |  | 33 | 33 |  |  | - |
|  | PBRC 4.19A |  |  |  |  |  |  |
|  | PBRC 4.19B |  | - | - |  |  | Capacitor-contained model |
|  | KBR-6.0MKC | 6.0 | - | - | 1.9 | 5.5 | Capacitor-contained model |
|  | KBR-6.0MSB |  | 33 | 33 |  |  | - |
|  | PBRC 6.00A |  |  |  |  |  |  |
|  | PBRC 6.00B |  | - | - |  |  | Capacitor-contained model |

Note When using the CSB1000J ( 1.0 MHz ) by Murata Mfg. Co., Ltd. as a ceramic resonator, a limiting resistor $(R d=2.2 \mathrm{k} \Omega)$ is necessary (refer to the figure below). The resistor is not necessary when using the other recommended resonators.


Caution The oscillator constants and oscillation voltage range indicate conditions for stable oscillation but do not guarantee accuracy of the oscillation frequency. If the application circuit requires accuracy of the oscillation frequency, it is necessary to set the oscillation frequency of the resonator in the application circuit. For this, it is necessary to directly contact the manufacturer of the resonator being used.

DC Characteristics ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}=1.8$ to 5.5 V )

| Parameter | Symbol | Conditions |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low-level output current | IoL | Per pin |  |  |  |  | 15 | mA |
|  |  | Total of all pins |  |  |  |  | 120 | mA |
| High-level input voltage | $\mathrm{V}_{1+1}$ | Ports 2, 3 |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 0.7 VdD |  | VDD | V |
|  |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | 0.9 VDd |  | VDD | V |
|  | VIH2 | Ports 0, 1, 6-8, $\overline{\mathrm{RESET}}$ |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 0.8 Vdd |  | VDD | V |
|  |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | 0.9 VDD |  | VDD | V |
|  | VIH3 | Ports 4, 5 | Pull-up resistor provided | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 0.7 VDD |  | VDD | V |
|  |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | 0.9 Vdd |  | Vdd | V |
|  |  |  | N -ch open drain | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 0.7 VdD |  | 13 | V |
|  |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | 0.9 VDD |  | 13 | V |
|  | VIH4 | X1, XT1 |  |  | VDD - 0.1 |  | Vdd | V |
| Low-level input voltage | VIL1 | Ports 2-5 |  | $2.7 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 0 |  | 0.3 Vdd | V |
|  |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | 0 |  | 0.1 Vdd | V |
|  | VIL2 | Ports 0, 1, 6-8, $\overline{\text { RESET }}$ |  | $2.7 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 0 |  | 0.2 Vdd | V |
|  |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | 0 |  | 0.1 VDD | V |
|  | VIL3 | X1, XT1 |  |  | 0 |  | 0.1 | V |
| High-level output voltage | V OH | $\overline{\mathrm{SCK}}, \mathrm{SO} \text {, ports 2, 3, 6-8, BP0-BP7 }$$\text { Іон }=-1.0 \mathrm{~mA}$ |  |  | $V \mathrm{DD}-0.5$ |  |  | V |
| Low-level output voltage | VoL1 | $\overline{\mathrm{SCK}}, \mathrm{SO}$, ports 2-8, BP0-BP7 |  | $\begin{aligned} & \mathrm{loL}=15 \mathrm{~mA} \\ & \mathrm{~V} \mathrm{DD}=4.5 \mathrm{to} 5.5 \mathrm{~V} \end{aligned}$ |  | 0.2 | 2.0 | V |
|  |  |  |  | $\mathrm{loL}=1.6 \mathrm{~mA}$ |  |  | 0.4 | V |
|  | Vol2 | SB0, SB1 | N -ch open drain <br> Pull-up resistor $\geq 1 \mathrm{k} \Omega$ |  |  |  | 0.2 VDD | V |
| High-level input leakage current | ILIH1 | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {DD }}$ | Pins other than $\mathrm{X} 1, \mathrm{XT} 1$ |  |  |  | 3 | $\mu \mathrm{A}$ |
|  | ILIH2 |  | X1, XT1 |  |  |  | 20 | $\mu \mathrm{A}$ |
|  | ІІІн3 | $\mathrm{VIN}=13 \mathrm{~V}$ | Ports 4, 5 (N-ch open drain) |  |  |  | 20 | $\mu \mathrm{A}$ |
| Low-level input leakage current | ILIL1 | V ın $=0 \mathrm{~V}$ | Pins other than ports 4, 5, X1, XT1 |  |  |  | -3 | $\mu \mathrm{A}$ |
|  | ILIL2 |  | X1, XT1 |  |  |  | -20 | $\mu \mathrm{A}$ |
|  | ILIL3 |  | Ports 4, 5 ( N -ch open drain) <br> When input instruction is not executed |  |  |  | -3 | $\mu \mathrm{A}$ |
|  |  |  | Port 4, 5 ( N -ch open drain) When input instruction is executed |  |  |  | -30 | $\mu \mathrm{A}$ |
|  |  |  |  | $V_{D D}=5.0 \mathrm{~V}$ |  | -10 | -20 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{V} D \mathrm{D}=3.0 \mathrm{~V}$ |  | -3 | -6 | $\mu \mathrm{A}$ |
| High-level output leakage current | ILOH1 | Vout $=$ VDD | $\overline{\mathrm{SCK}}, \mathrm{SO} / \mathrm{SB} 0, \mathrm{SB1}$, ports 2, 3, 6-8 <br> Ports 4, 5 (Pull-up resistor provided) |  |  |  | 3 | $\mu \mathrm{A}$ |
|  | ILOH2 | Vout $=13 \mathrm{~V}$ | Ports 4, 5 (N-ch open drain) |  |  |  | 20 | $\mu \mathrm{A}$ |
| Low-level output leakage current | ILOL | Vout $=0 \mathrm{~V}$ |  |  |  |  | -3 | $\mu \mathrm{A}$ |
| Internal pull-up resistor | $\mathrm{R}_{\mathrm{L} 1}$ | V IN $=0 \mathrm{~V}$ | Ports 0-3, 6-8 (except pin P00) |  | 50 | 100 | 200 | $\mathrm{k} \Omega$ |
|  | RL2 |  | Ports 4, 5 (when mask option selected) |  | 15 | 30 | 60 | k $\Omega$ |

DC Characteristics ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}=1.8$ to 5.5 V )

| Parameter | Symbol | Conditions |  |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LCD drive voltage | V lcd | $V A C O=0$ | $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ |  |  | 2.7 |  | VDD | V |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-10$ to $85^{\circ} \mathrm{C}$ |  |  | 2.2 |  | Vod | V |
|  |  | $V A C 0=1$ |  |  |  | 1.8 |  | Vod | V |
| VAC current ${ }^{\text {Note } 1}$ | Ivac | $\mathrm{VACO}=1, \mathrm{VDD}=2.0 \mathrm{~V} \pm 10 \%$ |  |  |  |  | 1 | 4 | $\mu \mathrm{A}$ |
| LCD divider resistor ${ }^{\text {Note } 2}$ | Rlcdi |  |  |  |  | 50 | 100 | 200 | $\mathrm{k} \Omega$ |
|  | Rlcd2 |  |  |  |  | 5 | 10 | 20 | $k \Omega$ |
| LCD output voltage deviation ${ }^{\text {Note } 3}$ (common) | Vodc | $\mathrm{lo}= \pm 1.0 \mu \mathrm{~A}$ | $\begin{aligned} & V_{L C D O}=V_{L C D} \\ & V_{L C D 1}=V_{L C D} \times 2 / 3 \\ & V_{L C D 2}=V_{L C D} \times 1 / 3 \\ & 1.8 \mathrm{~V} \leq V_{L C D} \leq V_{D D} \end{aligned}$ |  |  | 0 |  | $\pm 0.2$ | V |
|  |  |  |  |  |  |  |  |  |  |
| LCD output voltage deviation ${ }^{\text {Note } 3}$ (segment) | Vods | $\mathrm{lo}= \pm 0.5 \mu \mathrm{~A}$ |  |  |  | 0 |  | $\pm 0.2$ | V |
| Supply current ${ }^{\text {Note } 4}$ | IDD1 | $6.00 \mathrm{MHz}^{\text {Note } 5}$ <br> crystal oscillation $\begin{aligned} & \mathrm{C} 1=\mathrm{C} 2 \\ & =22 \mathrm{pF} \end{aligned}$ | V DD $=5.0 \mathrm{~V} \pm 10 \%$ Note 6 |  |  |  | 2.5 | 7.5 | mA |
|  |  |  | $V_{D D}=3.0 \mathrm{~V} \pm 10 \%$ Note 7 |  |  |  | 0.6 | 1.8 | mA |
|  | IDD2 |  | HALT mode | $V_{D D}=5.0$ | $V \pm 10 \%$ |  | 0.9 | 2.7 | mA |
|  |  |  |  | $V_{D D}=3.0$ | $V \pm 10 \%$ |  | 0.5 | 1.0 | mA |
|  | IDD1 | $\text { 4.19 MHz }{ }^{\text {Note } 5}$ <br> crystal oscillation $\begin{aligned} & \mathrm{C} 1=\mathrm{C} 2 \\ & =22 \mathrm{pF} \end{aligned}$ | $V_{\text {DD }}=5.0 \mathrm{~V} \pm 10 \%{ }^{\text {Note }} 6$ |  |  |  | 1.7 | 4.5 | mA |
|  |  |  | V DD $=3.0 \mathrm{~V} \pm 10 \%{ }^{\text {Note } 7}$ |  |  |  | 0.33 | 1.0 | mA |
|  | IdD2 |  | HALT <br> mode | $V_{\text {dD }}=5.0$ | $V \pm 10 \%$ |  | 0.7 | 2.0 | mA |
|  |  |  |  | $V_{\text {dD }}=3.0$ | $V \pm 10 \%$ |  | 0.3 | 0.9 | mA |
|  | IdD3 | 32.768 <br> kHz ${ }^{\text {Note }} 8$ <br> crystal <br> oscillation | Lowvoltage mode ${ }^{\text {Note } 9}$ | $V_{\text {do }}=3.0$ | $V \pm 10 \%$ |  | 12 | 35 | $\mu \mathrm{A}$ |
|  |  |  |  | $V_{D D}=2.0$ | $V \pm 10 \%$ |  | 5.5 | 16 | $\mu \mathrm{A}$ |
|  |  |  |  | $V_{\text {dd }}=3.0$ | $\mathrm{V}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 12 | 24 | $\mu \mathrm{A}$ |
|  |  |  | Low current consumption mode ${ }^{\text {Note }} 10$ | $V_{D D}=3.0$ | $V \pm 10 \%$ |  | 9.2 | 27 | $\mu \mathrm{A}$ |
|  |  |  |  | $V_{D D}=3.0$ | $\mathrm{V}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 9.2 | 18 | $\mu \mathrm{A}$ |
|  | IdD4 |  | HALT mode | Lowvoltage mode ${ }^{\text {Note } 9}$ <br> Low power consumption mode ${ }^{\text {Note }} 10$ | $V_{D D}=3.0 \mathrm{~V} \pm 10 \%$ |  | 8.5 | 25 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $V_{D D}=2.0 \mathrm{~V} \pm 10 \%$ |  | 3.0 | 12.0 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $V_{D D}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 8.5 | 17 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $V_{D D}=3.0 \mathrm{~V} \pm 10 \%$ |  | 4.6 | 13.8 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $V_{D D}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 4.6 | 9.2 | $\mu \mathrm{A}$ |
|  | IdD5 | $\begin{aligned} & \text { XT1 = } \\ & 0 \mathrm{~V}^{\text {Note } 11} \\ & \text { STOP mode } \end{aligned}$ | $V_{D D}=5.0 \mathrm{~V} \pm 10 \%$ |  |  |  | 0.05 | 10 | $\mu \mathrm{A}$ |
|  |  |  | $V_{\text {DD }}=3.0 \mathrm{~V} \pm 10 \%$ |  |  |  | 0.02 | 5.0 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 0.02 | 3.0 | $\mu \mathrm{A}$ |

Notes 1. Clear VACO to 0 in the low-current mode and STOP mode. When VACO is set to 1 , the current increases by about $1 \mu \mathrm{~A}$.
2. Either Rlcd1 or Rlcd2 can be selected by mask option.
3. Voltage deviation is the difference between the ideal values (VLCDn; $n=0,1,2$ ) of the segment and common outputs and the output voltage.
4. The current flowing through the internal pull-up resistor and the LCD divider resistor is not included.
5. Including the case when the subsystem clock oscillates.
6. When the device operates in high-speed mode with the processor clock control register (PCC) set to 0011.
7. When the device operates in low-speed mode with PCC set to 0000.
8. When the device operates on the subsystem clock, with the system clock control register (SCC) set to 1001 and oscillation of the main system clock stopped.
9. When the sub-oscillator control register (SOS) is set to 0000 .
10. When SOS is set to 0010 .
11. When SOS is set to $00 \times 1$ and the sub-oscillator feedback resistor is not used ( $x$ : don't care).

AC Characteristics ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V} D=1.8$ to 5.5 V )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CPU clock cycle time ${ }^{\text {Note } 1}$ (minimum instruction execution time $=1$ machine cycle) | tor | Operates with main system clock | $V_{D D}=2.7$ to 5.5 V | 0.67 |  | 64 | $\mu \mathrm{s}$ |
|  |  |  |  | 0.95 |  | 64 | $\mu \mathrm{s}$ |
|  |  | Operates with subsystem clock |  | 114 | 122 | 125 | $\mu \mathrm{s}$ |
| TIO, TI1, TI2 input frequency | $\mathrm{ft}^{\text {I }}$ | $V_{\text {DD }}=2.7$ to 5.5 V |  | 0 |  | 1.0 | MHz |
|  |  |  |  | 0 |  | 275 | kHz |
| TIO, TI1, TI2 input high-, low-level widths | tтil, ttil |  |  | 0.48 |  |  | $\mu \mathrm{s}$ |
|  |  |  |  | 1.8 |  |  | $\mu \mathrm{s}$ |
| Interrupt input high-, low-level widths | tinth, tintl | INTO | $\mathrm{IM} 02=0$ | Note 2 |  |  | $\mu \mathrm{s}$ |
|  |  |  | $\mathrm{IM} 02=1$ | 10 |  |  | $\mu \mathrm{s}$ |
|  |  | INT1, 2, 4 |  | 10 |  |  | $\mu \mathrm{s}$ |
|  |  | KRO-KR7 |  | 10 |  |  | $\mu \mathrm{s}$ |
| $\overline{\text { RESET }}$ low-level width | trsL |  |  | 10 |  |  | $\mu \mathrm{s}$ |

Notes 1. The cycle time (minimum instruction execution time) of the CPU clock ( $\Phi$ ) is determined by the oscillation frequency of the connected resonator (and external clock), the system clock control register (SCC), and processor clock control register (PCC).
The figure on the right shows the supply voltage VDD vs. cycle time tcy characteristics when the device operates with the main system clock.
2. 2 tcy or $128 / f x$ depending on the setting of the interrupt mode register (IMO).


## Serial transfer operation

2-wire and 3-wire serial I/O modes (SCK $\ldots$ internal clock output): ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SCK }}$ cycle time | tkcy1 | V $\mathrm{DD}=2.7$ to 5.5 V |  | 1300 |  |  | ns |
|  |  |  |  | 3800 |  |  | ns |
| $\overline{\text { SCK }}$ high-, low-level widths | $\begin{aligned} & \hline \text { tkLı, } \\ & \text { tкH1 } \\ & \hline \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 5.5 V |  | tkcri/2-50 |  |  | ns |
|  |  |  |  | tкcry $/ 2-150$ |  |  | ns |
| SINote 1 setup time (vs. $\overline{\text { SCK }} \uparrow$ ) | tsik1 | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 5.5 V |  | 150 |  |  | ns |
|  |  |  |  | 500 |  |  | ns |
| SINote 1 hold time (vs. $\overline{\text { SCK }} \uparrow$ ) | tks11 | $V_{D D}=2.7 \text { to } 5.5 \mathrm{~V}$ |  | 400 |  |  | ns |
|  |  |  |  | 600 |  |  | ns |
| $\overline{\text { SCK }} \downarrow \rightarrow$ SO Note 1 output delay time | tkso1 | $\begin{aligned} & R_{L}=1 \mathrm{k} \Omega \text { Note } 2 \\ & C_{L}=100 \mathrm{pF} \end{aligned}$ | $V_{D D}=2.7$ to 5.5 V | 0 |  | 250 | ns |
|  |  |  |  | 0 |  | 1000 | ns |

Notes 1. Read as SB0 or SB1 when using the 2-wire serial I/O mode.
2. RL and $C_{l}$ respectively indicate the load resistance and load capacitance of the SO output line.

2-wire and 3-wire serial I/O modes ( $\overline{\mathrm{SCK}} \ldots$ external clock input): ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SCK }}$ cycle time | tксү2 | $V_{\text {DD }}=2.7$ to 5.5 V |  | 800 |  |  | ns |
|  |  |  |  | 3200 |  |  | ns |
| $\overline{\text { SCK }}$ high-, low-level widths | tкц2, <br> tкн2 | $V_{D D}=2.7$ to 5.5 V |  | 400 |  |  | ns |
|  |  |  |  | 1600 |  |  | ns |
| SINote 1 setup time (vs. $\overline{\text { SCK }} \uparrow$ ) | tsıK2 | $\mathrm{V}_{\text {D }}=2.7$ to 5.5 V |  | 100 |  |  | ns |
|  |  |  |  | 150 |  |  | ns |
| SINote 1 hold time (vs. $\overline{\text { SCK }} \uparrow$ ) | tksı2 | $V_{\text {DD }}=2.7$ to 5.5 V |  | 400 |  |  | ns |
|  |  |  |  | 600 |  |  | ns |
| $\overline{\text { SCK }} \downarrow \rightarrow$ SO $^{\text {Note } 1} 1$ output delay time | tksoz | $\begin{aligned} & \mathrm{RL}=1 \mathrm{k} \Omega \quad \text { Note } 2 \\ & \mathrm{CL}_{\mathrm{L}}=100 \mathrm{pF} \end{aligned}$ | $V_{D D}=2.7$ to 5.5 V | 0 |  | 300 | ns |
|  |  |  |  | 0 |  | 1000 | ns |

Notes 1. Read as SB0 or SB1 when using the 2-wire serial I/O mode.
2. RL and CL respectively indicate the load resistance and load capacitance of the SO output line.

## SBI mode ( $\overline{\mathrm{SCK}} \ldots$ internal clock output (master)): $\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}=1.8$ to 5.5 V )



Note $R L$ and $C l$ respectively indicate the load resistance and load capacitance of the SB0 and 1 output lines.
SBI mode ( $\overline{\mathrm{SCK}} \ldots$ external clock input (slave)): $\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}=1.8$ to 5.5 V )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SCK }}$ cycle time | tксү4 | $\mathrm{V}_{\text {DD }}=2.7$ to 5.5 V |  | 800 |  |  | ns |
|  |  |  |  | 3200 |  |  | ns |
| $\overline{\text { SCK }}$ high-, low-level widths | tkL4, <br> tкH4 | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 5.5 V |  | 400 |  |  | ns |
|  |  |  |  | 1600 |  |  | ns |
| SB0, 1 setup time (vs. $\overline{\text { SCK }} \uparrow$ ) | tsIK4 | $V_{D D}=2.7$ to 5.5 V |  | 100 |  |  | ns |
|  |  |  |  | 150 |  |  | ns |
| SB0, 1 hold time (vs. $\overline{\text { SCK } \uparrow \text { ) }}$ | tks14 |  |  | tксү4/2 |  |  | ns |
| $\overline{\text { SCK }} \downarrow \rightarrow$ SB0, 1 output delay time | tkso4 | $\begin{aligned} & \mathrm{RL}=1 \mathrm{k} \Omega \quad \text { Note } \\ & \mathrm{CL}_{\mathrm{L}}=100 \mathrm{pF} \end{aligned}$ | $V_{\text {DD }}=2.7$ to 5.5 V | 0 |  | 300 | ns |
|  |  |  |  | 0 |  | 1000 | ns |
| $\overline{\text { SCK }} \uparrow \rightarrow$ SB0, $1 \downarrow$ | tksb |  |  | tкč4 |  |  | ns |
| SB0, $1 \downarrow \rightarrow \overline{\text { SCK }} \downarrow$ | tsbk |  |  | tkcy4 |  |  | ns |
| SB0, 1 low-level width | tsbl |  |  | tkcy4 |  |  | ns |
| SB0, 1 high-level width | tsbh |  |  | tkcy4 |  |  | ns |

Note RL and CL respectively indicate the load resistance and load capacitance of the SB0 and 1 output lines.

$$
\left.\mathrm{A} / \mathrm{D} \text { Converter Characteristics (TA }=-40 \text { to }+85^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{DD}}=1.8 \text { to } 5.5 \mathrm{~V}, 1.8 \mathrm{~V} \leq \mathrm{A} \mathrm{~V}_{\mathrm{REF}} \leq \mathrm{VdD}, \mathrm{AV} \mathrm{ss}=\mathrm{Vss}\right)
$$

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution |  |  |  | 8 | 8 | 8 | bit |
| Absolute accuracy ${ }^{\text {Note } 1}$ |  | $V_{\text {dD }}=A V_{\text {REF }}$ | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}$ |  |  | 1.5 | LSB |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ |  |  | 3 | LSB |
|  |  | $V_{\text {dD }} \neq A V_{\text {REF }}$ |  |  |  | 3 | LSB |
| Conversion time | tconv | Note 2 |  |  |  | 168/fx | $\mu \mathrm{s}$ |
| Sampling time | tsamp | Note 3 |  |  |  | 44/fx | $\mu \mathrm{s}$ |
| Analog input voltage | VIan |  |  | AVss |  | AV ${ }_{\text {ref }}$ | V |
| Analog input impedance | Ran |  |  |  | 1000 |  | $\mathrm{M} \Omega$ |
| AV $\mathrm{ref}^{\text {c current }}$ | IREF |  |  |  | 0.25 | 2.0 | mA |

Notes 1. Absolute accuracy excluding quantization error ( $\pm 1 / 2 \mathrm{LSB}$ )
2. Time until end of conversion $(E O C=1)$ after execution of conversion start instruction $(40.1 \mu \mathrm{~s}: \mathrm{fx}=$ 4.19 MHz).
3. Time until end of sampling after execution of conversion start instruction ( $10.5 \mu \mathrm{~s}: \mathrm{fx}=4.19 \mathrm{MHz}$ ).

AC timing test points (except X1 and XT1 inputs)


## Clock timing



TIO, TI1, TI2 timing

TIO, TI1, TI2


## Serial transfer timing

3-wire serial I/O mode


2-wire serial I/O mode


## Serial transfer timing

Bus release signal transfer


Command signal transfer


Interrupt input timing

$\overline{\text { RESET input timing }}$


Data retention characteristics of data memory in STOP mode and at low supply voltage
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data retention power supply current | VdDdr |  | 1.8 |  | 5.5 | V |
| Release signal setup time | tsrel |  | 0 |  |  | $\mu \mathrm{s}$ |
| Oscillation stabilization wait time ${ }^{\text {Note } 1}$ | twait | Released by $\overline{\text { RESET }}$ |  | Note 2 |  | ms |
|  |  | Released by interrupt request |  | Note 3 |  | ms |

Notes 1. The oscillation stabilization wait time is the time during which the CPU stops operating to prevent unstable operation when oscillation is started.
2. Either $2^{17} / \mathrm{fx}$ or $2^{15} / \mathrm{fx}$ can be selected by mask option.
3. Set by the basic interval timer mode register (BTM). (Refer to the table below.)

| BTM3 | BTM2 | BTM1 | BTM0 | Wait Time |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{f}_{\mathrm{x}}=4.19 \mathrm{MHz}$ | $\mathrm{f}_{\mathrm{x}}=6.0 \mathrm{MHz}$ |
| - | 0 | 0 | 0 | $2^{20} / \mathrm{f}_{\mathrm{x}}$ (approx. 250 ms ) | $2^{20} / \mathrm{fx}_{\mathrm{x}}$ (approx. 175 ms ) |
| - | 0 | 1 | 1 | $2^{17} / \mathrm{f}_{\mathrm{x}}$ (approx. 31.3 ms ) | $2^{17} / \mathrm{f}_{\mathrm{x}}$ (approx. 21.8 ms ) |
| - | 1 | 0 | 1 | $2^{15} / \mathrm{f}_{\mathrm{x}}$ (approx. 7.81 ms ) | $2^{15} / \mathrm{fx}_{\mathrm{x}}$ (approx. 5.46 ms ) |
| - | 1 | 1 | 1 | $2^{13} / \mathrm{f}_{\mathrm{x}}$ (approx. 1.95 ms ) | $2^{13} / \mathrm{fx}_{\mathrm{x}}$ (approx. 1.37 ms ) |

Data retention timing (when STOP mode released by $\overline{\text { RESET }}$ )


Data retention timing (standby release signal: when STOP mode released by interrupt signal)


## 13. CHARACTERISTIC CURVE (reference)

Idd vs. Vdd (main system clock: 6.0 MHz crystal resonator)


Idd vs. VdD (main system clock: 4.19 MHz crystal resonator)


Іон vs. Vdd - Vон (ports 2, 3, 6-8)


Iol vs. Vol (ports 2, 3, 6-8)

14. PACKAGE DRAWINGS

## * 80-PIN PLASTIC QFP (14x14)


detail of lead end


NOTE
Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS |
| :---: | :--- |
| A | $17.2 \pm 0.4$ |
| B | $14.0 \pm 0.2$ |
| C | $14.0 \pm 0.2$ |
| D | $17.2 \pm 0.4$ |
| F | 0.825 |
| G | 0.825 |
| H | $0.30 \pm 0.10$ |
| I | 0.13 |
| J | 0.65 (T.P.) |
| K | $1.6 \pm 0.2$ |
| L | $0.8 \pm 0.2$ |
| M | $0.15_{-0}^{+0.05}$ |
| N | 0.10 |
| P | $2.7 \pm 0.1$ |
| Q | $0.1 \pm 0.1$ |
| R | $5^{\circ} \pm 5^{\circ}$ |
| S | 3.0 MAX. |
|  | S80GC-65-3B9-6 |

## 80 PIN PLASTIC TQFP (FINE PITCH) (12x12)



NOTE
Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS |
| :---: | :--- |
| A | $14.00 \pm 0.20$ |
| B | $12.00 \pm 0.20$ |
| C | $12.00 \pm 0.20$ |
| D | $14.00 \pm 0.20$ |
| F | 1.25 |
| G | 1.25 |
| $H$ | $0.22_{-0}^{+0.05}$ |
| I | 0.10 |
| $J$ | $0.50($ T.P. $)$ |
| K | $1.00 \pm 0.20$ |
| L | $0.50 \pm 0.20$ |
| M | $0.145_{-0}^{+0.055}$ |
| N | 0.10 |
| P | $1.05 \pm 0.07$ |
| Q | $0.10 \pm 0.05$ |
| $R$ | $5^{\circ} \pm 5^{\circ}$ |
| S | 1.27 MAX. |
|  | P80GK-50-BE9-6 |

## 15. RECOMMENDED SOLDERING CONDITIONS

Solder the $\mu$ PD753036 under the following recommended conditions.
For the details on the recommended soldering conditions, refer to Information Document Semiconductor Device Mounting Technology Manual (C10535E).

For the soldering methods and conditions other than those recommended, consult NEC.

Table 15-1. Soldering Conditions of Surface Mount Type
(1) $\mu$ PD753036GC- $\times x \times-3 B 9$ : $80-$ pin plastic QFP ( $14 \times 14 \mathrm{~mm}, 0.65 \mathrm{~mm}$ pitch $)$ $\mu$ PD753036GC(A)- $\times \times \times-3 B 9$ : 80-pin plastic QFP ( $14 \times 14 \mathrm{~mm}, 0.65 \mathrm{~mm}$ pitch)

| Soldering Method | Soldering Conditions | Symbol of <br> Recommended <br> Condition |
| :--- | :--- | :---: |
| Infrared reflow | Package peak temperature: $235^{\circ} \mathrm{C}$, Time: 30 seconds max. $\left(210^{\circ} \mathrm{C} \mathrm{min),}\right.$. <br> Number of times: 3 max. | IR35-00-3 |
| VPS | Package peak temperature: $215^{\circ} \mathrm{C}$, Time: 40 seconds max. $\left(200^{\circ} \mathrm{C}\right.$ min.), <br> Number of times: 3 max. | VP15-00-3 |
| Wave soldering | Soldering bath temperature: $260^{\circ} \mathrm{C}$ max., Time: 10 seconds max., <br> Number of times: 1 <br> Preheating temperature: $120^{\circ} \mathrm{C}$ max. (package surface temperature) | $\mathrm{WS} 60-00-1$ |
| Partial heating | Pin temperature: $300^{\circ} \mathrm{C}$ max., Time: 3 seconds max. (per side of device) | - |

(2) $\mu$ PD753036GK- $\times \times \times-$ BE9: 80-pin plastic TQFP (fine pitch) ( $12 \times 12 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch)

| Soldering Method | Soldering Conditions | Symbol of <br> Recommended <br> Condition |
| :--- | :--- | :---: |
| Infrared reflow | Package peak temperature: $235^{\circ} \mathrm{C}$, Time: 30 seconds max. (210 ${ }^{\circ} \mathrm{C}$ min.), <br> Number of times: 2 max., Exposure limit: 7 days ${ }^{\text {Note (after that, prebake at }}$ <br> $125^{\circ} \mathrm{C}$ for 10 hours) | IR35-107-2 |
| VPS | Package peak temperature: $215^{\circ} \mathrm{C}$, Time: 40 seconds max. ( $200^{\circ} \mathrm{C}$ min.), <br> Number of times: 2 max., Exposure limit: 7 days ${ }^{\text {Note (after that, prebake at }}$ <br> $125^{\circ} \mathrm{C}$ for 10 hours) | VP15-107-2 |
| Partial heating | Pin temperature: $300^{\circ} \mathrm{C}$ max., Time: 3 seconds max. (per side of device) | - |

Note After opening the dry pack, store it at $25^{\circ} \mathrm{C}$ or less and $65 \%$ RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

APPENDIX A. $\mu$ PD75336, 753036, 75P3036 FUNCTION LIST

| Parameter |  | $\mu$ PD75336 | $\mu$ PD753036 | $\mu$ PD75P3036 |
| :---: | :---: | :---: | :---: | :---: |
| Program memory |  | $\begin{gathered} \text { Mask ROM } \\ 0000 \mathrm{H}-3 \mathrm{~F} 7 \mathrm{FH} \\ (16256 \times 8 \text { bits }) \end{gathered}$ | $\begin{gathered} \text { Mask ROM } \\ 0000 \mathrm{H}-3 \text { FFFFH } \\ (16384 \times 8 \text { bits }) \end{gathered}$ | One-time PROM 0000H-3FFFH ( $16384 \times 8$ bits) |
| Data memory |  | $\begin{gathered} 000 \mathrm{H}-2 \mathrm{FFH} \\ (768 \times 4 \text { bits }) \end{gathered}$ |  |  |
| CPU |  | 75X High-End | 75XL CPU |  |
| Instruction execution time | When main system clock is selected | 0.95, 1.91, $15.3 \mu \mathrm{~s}$ <br> (at 4.19 MHz operation) | - $0.95,1.91,3.81,15.3 \mu \mathrm{~s}$ (at 4.19 MHz operation) <br> - $0.67,1.33,2.67,10.7 \mu \mathrm{~s}$ (at 6.0 MHz operation) |  |
|  | When subsystem clock is selected | $122 \mu \mathrm{~s}$ (at 32.768 kHz operation) |  |  |
| Pin connection | 48 | P22/PCL | P22/PCL/PTO2 |  |
|  | 50-53 | P30-P33 |  | P30/MD0-P33/MD3 |
|  | 55 | P81 | P81/T12 |  |
|  | 57 | IC |  | Vpp |
| Stack | SBS register | None | SBS. 3 = 1: Mk I mode selection <br> SBS. 3 = 0: Mk II mode selection |  |
|  | Stack area | 000H-0FFH | n00H-nFFH ( $\mathrm{n}=0-2$ ) |  |
|  | Subroutine call instruction stack operation | 2-byte stack | When Mk I mode: 2-byte stack When Mk II mode: 3-byte stack |  |
| Instruction | BRA !addr1 CALLA !addr1 | Unavailable | When Mk I mode: unavailable When Mk II mode: available |  |
|  | MOVT XA, @BCDE <br> MOVT XA, @BCXA <br> BR BCDE <br> BR BCXA |  | Available |  |
|  | CALL !addr | 3 machine cycles | Mk I mode: 3 machine cycles, Mk II mode: 4 machine cycles |  |
|  | CALLF !faddr | 2 machine cycles | Mk I mode: 2 machine cycles, Mk II mode: 3 machine cycles |  |
| Timer |  | 4 channels <br> - Basic interval timer: <br> 1 channel <br> - 8-bit timer/event counter: <br> 2 channels <br> - Watch timer: 1 channel | 5 channels <br> - Basic interval timer/watchdog timer: 1 channel <br> - 8-bit timer/event counter: 3 channels (can be used as 16 -bit timer/event counter, career generator, timer with gate) <br> - Watch timer: 1 channel |  |


|  | Parameter | $\mu$ PD75336 | $\mu$ PD753036 | $\mu$ PD75P3036 |
| :---: | :---: | :---: | :---: | :---: |
| Clock output (PCL) |  | - Ф, 524, 262, 65.5 kHz (Main system clock: at 4.19 MHz operation) | - $\Phi, 524,262,65.5$ (Main system clock <br> - Ф, 750, 375, 93.8 (Main system clock | z operation) <br> operation) |
| BUZ output (BUZ) |  | 2, 4, 32 kHz <br> (Main system clock: at 4.19 MHz operation, or subsystem clock: at 32.762 kHz operation) | - 2, 4, 32 kHz (Main system clo subsystem clock: <br> - 2.93, 5.86, 46.9 k <br> (Main system clo | MHz operation or operation) <br> operation) |
| Serial interface |  | 3 modes are available <br> - 3-wire serial I/O mode ... MSB/LSB can be selected for transfer first bit <br> - 2-wire serial I/O mode <br> - SBI mode |  |  |
| SOS register | Feedback resistor cut flag (SOS.0) | None | Contained |  |
|  | Sub-oscillator current cut flag (SOS.1) | None | Contained |  |
| Register bank selection register (RBS) |  | Yes |  |  |
| Standby release by INT0 |  | No | Yes |  |
| Vectored interrupt |  | External: 3, internal: 4 | External: 3, internal: 5 |  |
| Operating supply voltage |  | $\mathrm{V}_{\text {DD }}=2.7$ to 6.0 V | $V_{\text {DD }}=1.8$ to 5.5 V |  |
| Operating ambient temperature |  | $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ |  |  |
| Package |  | - 80-pin plastic TQFP (fine pitch) $(12 \times 12 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch) <br> - 80 -pin plastic QFP ( $14 \times 14 \mathrm{~mm}, 0.65 \mathrm{~mm}$ pitch $)$ |  |  |

## APPENDIX B. DEVELOPMENT TOOLS

The following development tools are provided for system development using the $\mu$ PD753036.
In 75XL series, relocatable assemblers common to the entire series are used in combination with the device file for each product type.

## Language processor

| RA75X relocatable assembler | Host machine |  |  | Part number (product name) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | OS | Distribution media |  |
|  | PC-9800 series | MS-DOS ${ }^{\text {TM }}$ | 3.5-inch 2HD | $\mu$ S5A13RA75X |
|  |  | $\binom{\text { Ver. } 3.30 \text { to }}{\text { Ver. } 6.2 \text { Note }}$ |  |  |
|  | IBM PC/AT ${ }^{T M}$ compatible machines | Refer to "OS for IBM PC" | 3.5-inch 2HC | $\mu$ S7B13RA75X |


| Device file | Host machine |  |  | Part number (product name) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | OS | Distribution media |  |
|  | PC-9800 series | MS-DOS | 3.5-inch 2HD | $\mu$ S5A13DF753036 |
|  |  | $\binom{\text { Ver. } 3.30 \text { to }}{\text { Ver. } 6.2 \text { Note }}$ |  |  |
|  | IBM PC/AT compatible machines | Refer to "OS for IBM PC" | 3.5-inch 2HC | $\mu$ S7B13DF753036 |

Note Ver. 5.00 and the upper versions of Ver.5.00 have the task swap function, but it cannot be used for this software.

Remark The operation of the assembler and the device file is guaranteed only on the above host machines and OSs.

## PROM write tools

|  | Hardware | PG-1500 | PG-1500 is a PROM programmer which enables you to program single chip microcontrollers containing PROM by stand-alone or host machine operation by connecting an attached board and optional programmer adapter to PG-1500. It also enables you to program typical PROM devices of 256 Kbits to 4 Mbits. |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | PA-75P328GC | PROM programmer adapter for the $\mu$ PD75P3036GC. Connect the programmer adapter to PG-1500 for use. |  |  |  |
|  |  | PA-75P316GK | PROM programmer adapter for the $\mu$ PD75P3036GK. Connect the programmer adapter to PG-1500 for use. |  |  |  |
|  |  | PA-75P3036KK-T | PROM programmer adapter for the $\mu$ PD75P3036KK-T. Connect the programmer adapter to PG-1500 for use. |  |  |  |
|  | Software | PG-1500 controller | PG-1500 and a host machine are connected by serial and parallel interfaces and PG-1500 is controlled on the host machine. |  |  |  |
|  |  |  | Host machine | OS | Distribution media | Part number (product name) |
| * |  |  | PC-9800 series | $\begin{gathered} \text { MS-DOS } \\ \binom{\text { Ver. } 3.30 \text { to }}{\text { Ver. } 6.2^{\text {Note }}} \end{gathered}$ | 3.5-inch 2HD | $\mu$ S5A13PG1500 |
| * |  |  | IBM PC/AT compatible machines | Refer to "OS for IBM PC" | 3.5-inch 2HD | $\mu$ S7B13PG1500 |

Note Ver.5.00 and the upper versions of Ver.5.00 have the task swap function, but it cannot be used for this software.

Remark The operation of the PG-1500 controller is guaranteed only on the above host machines and OSs.

## Debugging tool

The in-circuit emulators (IE-75000-R and IE-75001-R) are available as the program debugging tool for the $\mu$ PD753036.

The system configurations are described as follows.

| Hardware | IE-75000-R ${ }^{\text {Note }} 1$ | In-circuit emulator for debugging the hardware and software when developing the application systems that use the 75X series and 75XL series. When developing a $\mu$ PD753036 subseries, the emulation board IE-75300-R-EM and emulation probe EP-75336GC-R or EP-75336GK-R that are sold separately must be used with the IE-75000-R. <br> By connecting with the host machine and the PROM programmer, efficient debugging can be made. <br> It contains the emulation board IE-75000-R-EM which is connected. |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IE-75001-R | In-circuit emulator for debugging the hardware and software when developing the application systems that use the 75X series and 75XL series. When developing a $\mu$ PD753036 sub-series, the emulation board IE-75300-R-EM and emulation probe EP-75336GC-R or EP-75336GK-R which are sold separately must be used with the IE-75001-R. <br> It can debug the system efficiently by connecting the host machine and PROM programmer. |  |  |  |
|  | IE-75300-R-EM | Emulation board for evaluating the application systems that use the $\mu$ PD753036 subseries. <br> It must be used with the IE-75000-R or IE-75001-R. |  |  |  |
|  | EP-75336GC-R <br> EV-9200GC-80 | Emulation probe for the $\mu$ PD753036GC. <br> It must be connected to IE-75000-R (or IE-75001-R) and IE-75300-R-EM. <br> It is supplied with the 80 -pin conversion socket EV-9200GC-80 which facilitates connection to a target system. |  |  |  |
|  | EP-75336GK-R <br> TGK-080SDW ${ }^{\text {Note } 2}$ | Emulation probe for the $\mu \mathrm{PD} 753036 \mathrm{GK}$. <br> It must be connected to the IE-75000-R (or IE-75001-R) and IE-75300-R-EM. It is supplied with the 80-pin conversion adapter TGK-080SDW which facilitates connection to a target system. |  |  |  |
| Software | IE control program | Connects the IE-75000-R or IE-75001-R to a host machine via RS-232C and Centronics I/F and controls the above hardware on a host machine. |  |  |  |
|  |  | Host machine | OS | Distribution media | Part number (product name) |
|  |  | PC-9800 series | $\begin{gathered} \text { MS-DOS } \\ \binom{\text { Ver. } 3.30 \text { to }}{\text { Ver. } 6.2 \text { Note 3 }} \end{gathered}$ | 3.5-inch 2HD | $\mu$ S5A13IE75X |
|  |  |  |  | 5-inch 2HD | $\mu$ S5A10IE75X |
|  |  | IBM PC/AT compatible machines | Refer to "OS for IBM PC" | 3.5-inch 2 2 HC | $\mu$ S7B13IE75X |
|  |  |  |  | 5-inch 2HC | $\mu$ S7B10IE75X |

## Notes 1. Maintenance parts

2. This is a product of Tokyo Eletech Corp.

For further information, contact: Daimaru Kogyo, Ltd.
Tokyo Electronics Department (TEL +81-3-3820-7112)
Osaka Electronics 2nd Department (TEL +81-6-6244-6672)
3. Ver. 5.00 and the upper versions of Ver. 5.00 have the task swap function, but it cannot be used for this software.

Remarks 1. The operation of the IE control program is guaranteed only on the above host machines and OSs.
2. The $\mu$ PD753036 subseries consists of the $\mu$ PD753036 and 75P3036.

## OS for IBM PC

The following IBM PC OS's are supported.

| OS | Version |
| :--- | :--- |
| PC DOS | Ver. 5.02 to Ver. 6.3 <br> J6.1/V Note to $\mathrm{J} 6.3 / V^{\text {Note }}$ |
| MS-DOS | Ver. 5.0 to Ver. 6.22 <br> $5.0 / V^{\text {Note }}$ to $6.2 / V^{\text {Note }}$ |
| IBM DOS $^{\text {TM }}$ | J5.02/VNote |

Note Only English version is supported.

Caution Ver.5.00 and the upper versions of Ver.5.0 have the task swap function, but it cannot be used for this software.

## APPENDIX C. RELATED DOCUMENTS

Some of the following related documents are preliminary.

## Device Related Documents

| Document Name |  | Document No. |  |
| :--- | :---: | :---: | :---: |
|  | Japanese | English |  |
| $\mu$ PD753036 Data Sheet | U11353J | U11353E (this document) |  |
| $\mu$ PD75P3036 Data Sheet | U11575J | U11575E |  |
| $\mu$ PD753036 User's Manual | U10201J | U10201E |  |
| 75XL Series Selection Guide | U10453J | U10453E |  |

## Development Tool Related Documents

| Document Name |  |  | Document No. |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Japanese | English |
| Hardware | IE-75000 R/IE-75001-R User's Manual |  | EEU-846 | EEU-1416 |
|  | IE-75300-R-EM User's Manual |  | U11354J | U11354E |
|  | EP-75336GC/GK-R User's Manual |  | U10644J | U10644E |
|  | PG-1500 User's Manual |  | U11940J | U11940E |
| Software | RA75X Assembler Package User's Manual | Operation | U12622J | U12622E |
|  |  | Language | U12385J | U12385E |
|  |  | Structured Assembler Preprocessor | U12598J | U12598E |
|  | PG-1500 Controller User's Manual | $\begin{aligned} & \text { PC-9800 Series } \\ & \text { (MS-DOS) Base } \end{aligned}$ | EEU-704 | EEU-1291 |
|  |  | IBM PC Series (PC DOS) Base | EEU-5008 | U10540E |

## Other Documents

| Document Name | Document No. |  |
| :--- | :---: | :---: |
|  |  |  |  |
|  |  |  |
| Japanese | English |
| Semiconductor Device Mounting Technology Manual | C13769X |  |
| Quality Grades on NEC Semiconductor Devices | C11531J | C10535E |
| NEC Semiconductor Device Reliability/Quality Control System | C10983J | C11531E |
| Guide to Prevent Damage for Semiconductor Devices by Electrostatic <br> Discharge (ESD) | C11892J | C11892E |
| Guide to Microcontroller-Related Products by Third Parties | U11416J | - |

Caution The above related documents are subject to change without notice. For design purpose, etc., be sure to use the latest documents.

[^1]NEC
[MEMO]

[^2]
## NOTES FOR CMOS DEVICES

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:
Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:
No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.
(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:
Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

## Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)
Santa Clara, California
Tel: 408-588-6000
800-366-9782
Fax: 408-588-6130
800-729-9288
NEC Electronics (Germany) GmbH
Duesseldorf, Germany
Tel: 0211-65 0302
Fax: 0211-65 03490
NEC Electronics (UK) Ltd.
Milton Keynes, UK
Tel: 01908-691-133
Fax: 01908-670-290
NEC Electronics Italiana s.r.I.

## Milano, Italy

Tel: 02-66 7541
Fax: 02-66 754299

NEC Electronics (Germany) GmbH
Benelux Office
Eindhoven, The Netherlands
Tel: 040-2445845
Fax: 040-2444580
NEC Electronics (France) S.A.
Velizy-Villacoublay, France
Tel: 01-30-67 5800
Fax: 01-30-67 5899
NEC Electronics (France) S.A.
Spain Office
Madrid, Spain
Tel: 91-504-2787
Fax: 91-504-2860
NEC Electronics (Germany) GmbH
Scandinavia Office
Taeby, Sweden
Tel: 08-63 80820
Fax: 08-63 80388

NEC Electronics Hong Kong Ltd.
Hong Kong
Tel: 2886-9318
Fax: 2886-9022/9044
NEC Electronics Hong Kong Ltd.
Seoul Branch
Seoul, Korea
Tel: 02-528-0303
Fax: 02-528-4411
NEC Electronics Singapore Pte. Ltd.
United Square, Singapore 1130
Tel: 65-253-8311
Fax: 65-250-3583
NEC Electronics Taiwan Ltd.
Taipei, Taiwan
Tel: 02-2719-2377
Fax: 02-2719-5951
NEC do Brasil S.A.
Electron Devices Division
Rodovia Presidente Dutra, Km 214
07210-902-Guarulhos-SP Brasil
Tel: 55-11-6465-6810
Fax: 55-11-6465-6829

## [MEMO]


#### Abstract

MS-DOS is either a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries. IBM DOS, PC/AT, and PC DOS are trademarks of IBM Corporation. The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.


- The information in this document is current as of June, 2000. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.
The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.
(Note)
(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).


[^0]:    The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
    Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

[^1]:    [MEMO]

[^2]:    [MEMO]

