

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

M37920S4CGP

16-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M37920S4CGP is a single-chip microcomputers designed with high-performance CMOS silicon gate technology. These are housed in 100-pin plastic molded QFP. This microcomputer supports the 7900 Series instruction set, which are enhanced and expanded instruction set and are upper-compatible with the 7700/7751 Series instruction set.

The CPU of this microcomputer is a 16-bit parallel processor that can also be switched to perform 8-bit parallel processing. Also, the bus interface unit of this microcomputer enhance the memory access efficiency to execute instructions fast. This microcomputer include the 4-channel DMA controller and the DRAM controller with enhanced fast page mode. Therefore, this microcomputer are suitable for office, business, and industrial equipment controller that require fast processing of large data.

DISTINCTIVE FEATURES

<Microcomputer mode>

- Number of basic machine instructions 203
- Memory
 - RAM 2048 bytes
 - ROM External

● Instruction execution time

The fastest instruction at 20 MHz frequency 50 ns

● Single power supply 5 V ± 0.5 V

● Interrupts 6 external sources, 17 internal sources, 7 levels

● Multi-functional 16-bit timer 5 + 3

● Serial I/O (UART or Clock synchronous) 2

● 10-bit A-D converter 4-channel inputs

● DMA controller 4-channels

● DRAM controller

● Real-time output

.... 4 bits × 2 channels, or 6 bits × 1 channel + 2 bits × 1 channel

● 12-bit watchdog timer


● Programmable input/output (ports P2–P9, P12) 49

APPLICATION


Telecommunications equipment such as copiers, printers, typewriters, facsimiles, optical disk drives, HDD, mobile radio communication equipment, ISDN terminals

Control devices for office automation equipment such as personal computers

M37920S4CGP PIN CONFIGURATION (TOP VIEW)



Outline 100P6S-A



FUNCTIONS (Microcomputer mode)

Parameter		Functions
Number of basic machine instructions		203
Instruction execution time		50 ns (the fastest instruction at $f(XIN) = 20$ MHz)
External clock input frequency $f(XIN)$		20 MHz (Max.)
Memory size	ROM	External
	RAM	2048 bytes
Programmable input/output ports	P2, P5	8-bit \times 2
	P3	2-bit \times 1
	P4	5-bit \times 1
	P6, P8	7-bit \times 2
	P7	4-bit \times 1
	P9	6-bit \times 1
	P12	3-bit \times 1
Multi-functional timers	TA0–TA4	16-bit \times 5
	TB0–TB2	16-bit \times 3
Serial I/O	UART0 and UART1	(UART or Clock synchronous serial I/O) \times 2
A-D converter	10-bit successive approximation method \times 1 (4 channels)	
Watchdog timer	12-bit \times 1	
DMA controller	4 channels Maximum transfer rate 20 Mbytes/sec. (at $f(XIN) = 20$ MHz, 0 wait, 1-bus cycle transfer) 10 Mbytes/sec. (at $f(XIN) = 20$ MHz, 0 wait, 2-bus cycles transfer)	
DRAM controller	1 channel Supports fast page access mode. Incorporates 8-bit refresh timer. Supports \overline{CAS} before \overline{RAS} refresh method or self refresh method.	
Chip-select wait control	Chip select area \times 4 ($\overline{CS_0}$ – $\overline{CS_3}$). A wait number and bus width can be set for each chip select area.	
Real-time output	4 bits \times 2 channels; or 6 bits \times 1 channel + 2 bits \times 1 channel	
Interrupts	6 external types, 17 internal types. Each interrupt except NMI can be set to a priority level within the range of 0–7 by software.	
Clock generating circuit	Built-in (externally connected to a ceramic resonator or quartz crystal resonator).	
Power supply voltage	$5\text{ V} \pm 10\%$	
Power dissipation	135 mW (at $f(XIN) = 20$ MHz, typ.)	
Ports' input/output characteristics	Input/Output withstand voltage	5 V
	Output current	5 mA
Memory expansion	Up to 16 Mbytes. Note that bank FF16 is a reserved area.	
Operating temperature range	–20 to 85 °C	
Device structure	CMOS high-performance silicon gate process	
Package	100-pin plastic molded QFP	

PIN DESCRIPTION (Microcomputer mode)

Pin	Name	Input/ Output	Functions
Vcc, Vss	Power supply input	—	Apply 5 V±10 % to Vcc, and 0 V to Vss.
MD0	MD0	Input	This pin controls the processor mode. Connect this pin to Vcc.
MD1	MD1	Input	Connect this pin to Vss.
RESET	Reset input	Input	The microcomputer is reset when "L" level is applied to this pin.
XIN	Clock input	Input	These are input and output pins of the internal clock generating circuit. Connect a ceramic or quartz-crystal resonator between the XIN and XOUT pins. When an external clock is used, the clock source should be connected to the XIN pin, and the XOUT pin should be left open.
XOUT	Clock output	Output	
BYTE	External data bus width select input	Input	This pin determines whether the external data bus has an 8-bit width or 16-bit width for the memory expansion mode or microprocessor mode. The width is 16 bits when "L" signal is input, and 8 bits when "H" signal is input.
AVcc, AVss	Analog power supply input	—	Power supply input pin for the A-D converter. Connect AVcc to Vcc, and AVss to Vss externally.
VREF	Reference voltage input	Input	This is the reference voltage input pin for the A-D converter.
A0–A7	Low-order address	Output	The low-order 8 bits of address (A0–A7) are output.
A8–A15/ MA0–MA7	Middle-order address/ DRAM address	Output	The middle-order 8 bits of address (A8–A15) are input/output. While DRAM space is accessed, multiplexed address (MA0–MA7) is output.
A16–A23/ MA8–MA11	High-order address/ DRAM address	Output	The high-order 8 bits of address (A16–A23) are output. While DRAM space is accessed, multiplexed address (MA8–MA11) is output.
D0–D7	Low-order data	I/O	The low-order 8 bits of data (D0–D7) are input/output.
P20/D8– P27/D15	I/O port P2/ High-order data	I/O	<ul style="list-style-type: none"> ■ When 8-bit external data bus is used (BYTE = "H" level) Port P2 is an 8-bit I/O port. ■ When 16-bit external data bus is used (BYTE = "L" level) The high-order 8 bits (D8–D15) are input/output.
P30/RDY, RD, BLW, P33/BHW	Memory control signal I/O	Input Output Output Output	<p>While the input level at pin RDY is "L", the microcomputer is placed in the ready state. While pin RD is at "L" level, the microcomputer reads out data and instruction codes. Also, pin RDY can function as a programmable I/O port pin (P30) by software.</p> <ul style="list-style-type: none"> ■ When 8-bit external data bus is used (BYTE = "H" level) While pin BLW is at "L" level, the microcomputer writes data. ■ When 16-bit external data bus is used (BYTE = "L" level) While pin BLW is at "L" level, the microcomputer writes data into an even-numbered address. While pin BHW is at "L" level, the microcomputer writes data into an odd-numbered address.
P40/ALE, P41/φ1, P42/TC, P43/HOLD, P44/HLDA	I/O port P4	Output Output I/O Input Output	<p>Signal ALE is used to latch an address. φ1 has the same period as internal clock φ. Pin P42 functions as a programmable I/O port pin.</p> <p>While the input level at pin HOLD is at "L" level, the microcomputer is placed in the hold state. Signal HLDA is used to inform the external that the microcomputer enters the hold state. By software, pin ALE, clock φ1 output pin, and pins HOLD, HLDA function as programmable I/O port pins (P40, P41, P43, P44). Pin P42 also functions as pin TC.</p>
P50–P57	I/O port P5	I/O	Port P5 is an 8-bit I/O port. These pins also function as I/O pins for timers A0, A2, and pulse output pins for the real-time output.
P60–P66	I/O port P6	I/O	Port P6 is a 7-bit I/O port. These pins also function as I/O pins for timers A1, A3, A4, input pins for DMA requests, and output pins for DMA acknowledge signals.

PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

M37920S4CGP

16-BIT CMOS MICROCOMPUTER

Pin	Name	Input/ Output	Functions
P70–P73	I/O port P7	I/O	Port P7 is a 4-bit I/O port. P72 and P73 also function as input pins for INT3 and INT4. According to the software setting, these pins also function as input pins for the A-D converter.
P80–P86	I/O port P8	I/O	Port P8 is a 7-bit I/O port. These pins also function as I/O pins for UART0, UART1.
CS0	Chip-select output	Output	This is an output pin for CS0.
P91–P96	I/O port P9	I/O	Port P9 is a 6-bit I/O port. According to the software setting, P91–P93 also function as chip select output pins. While DRAM space is selected, P94–P96 function as output pins for DRAM control signals.
P120–P122	I/O port P12	I/O	Port P12 is a 3-bit I/O port. These pins also functions as input pins for INT0, INT1, INT2. According to software setting, these pins also function as input pins for timers B0–B2.
NMI	Non-maskable interrupt	Input	This pin is for a non-maskable interrupt.

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

M37920S4CGP

16-BIT CMOS MICROCOMPUTER

BASIC FUNCTION BLOCKS

The M37920S4CGP is the same functions as the M37920F8CGP except for the following.

Therefore, refer to the datasheet of the M37920F8CGP.

- The M37920S4CGP does not include the internal flash memory.
- The M37920S4CGP operates only in the microprocessor mode.
- The M37920S4CGP does not have the flash memory control register (address 9E16).
- Some of programmable I/O ports of the M37920S4CGP differ from those of the M37920FGCGP.

MEMORY

Figure 1 shows the memory map.




Fig. 1 Memory map

Address (Hexadecimal notation)

00000016	Reserved area (Note 1)
00000116	Reserved area (Note 1)
00000216	[Port P0 register] (Note 2)
00000316	[Port P1 register] (Note 2)
00000416	[Port P0 direction register] (Note 2)
00000516	[Port P1 direction register] (Note 2)
00000616	Port P2 register
00000716	Port P3 register
00000816	Port P2 direction register
00000916	Port P3 direction register
00000A16	Port P4 register
00000B16	Port P5 register
00000C16	Port P4 direction register
00000D16	Port P5 direction register
00000E16	Port P6 register
00000F16	Port P7 register
00001016	Port P6 direction register
00001116	Port P7 direction register
00001216	Port P8 register
00001316	Port P9 register
00001416	Port P8 direction register
00001516	Port P9 direction register
00001616	[Port P10 register] (Note 2)
00001716	[Port P11 register] (Note 2)
00001816	[Port P10 direction register] (Note 2)
00001916	[Port P11 direction register] (Note 2)
00001A16	Port P12 register
00001B16	
00001C16	Port P12 direction register
00001D16	
00001E16	A-D control register 0
00001F16	A-D control register 1
00002016	A-D register 0
00002116	
00002216	A-D register 1
00002316	
00002416	A-D register 2
00002516	
00002616	A-D register 3
00002716	
00002816	
00002916	
00002A16	
00002B16	
00002C16	
00002D16	
00002E16	
00002F16	
00003016	UART0 transmit/receive mode register
00003116	UART0 baud rate register (BRG0)
00003216	UART0 transmit buffer register
00003316	
00003416	UART0 transmit/receive control register 0
00003516	UART0 transmit/receive control register 1
00003616	
00003716	UART0 receive buffer register
00003816	UART1 transmit/receive mode register
00003916	UART1 baud rate register (BRG1)
00003A16	UART1 transmit buffer register
00003B16	
00003C16	UART1 transmit/receive control register 0
00003D16	UART1 transmit/receive control register 1
00003E16	
00003F16	UART1 receive buffer register

Address (Hexadecimal notation)

00004016	Count start register
00004116	
00004216	One-shot start register
00004316	
00004416	Up-down register
00004516	Timer A clock division select register
00004616	Timer A0 register
00004716	
00004816	Timer A1 register
00004916	
00004A16	Timer A2 register
00004B16	
00004C16	Timer A3 register
00004D16	
00004E16	Timer A4 register
00004F16	
00005016	Timer B0 register
00005116	
00005216	Timer B1 register
00005316	
00005416	Timer B2 register
00005516	
00005616	Timer A0 mode register
00005716	Timer A1 mode register
00005816	Timer A2 mode register
00005916	Timer A3 mode register
00005A16	Timer A4 mode register
00005B16	Timer B0 mode register
00005C16	Timer B1 mode register
00005D16	Timer B2 mode register
00005E16	Processor mode register 0
00005F16	Processor mode register 1
00006016	Watchdog timer register
00006116	Watchdog timer frequency select register
00006216	Particular function select register 0
00006316	Particular function select register 1
00006416	Particular function select register 2
00006516	Reserved area (Note 1)
00006616	Debug control register 0
00006716	Debug control register 1
00006816	
00006916	Address comparison register 0
00006A16	
00006B16	Address comparison register 1
00006C16	
00006D16	
00006E16	INT3 interrupt control register
00006F16	INT4 interrupt control register
00007016	A-D conversion interrupt control register
00007116	UART0 transmit interrupt control register
00007216	UART0 receive interrupt control register
00007316	UART1 transmit interrupt control register
00007416	UART1 receive interrupt control register
00007516	Timer A0 interrupt control register
00007616	Timer A1 interrupt control register
00007716	Timer A2 interrupt control register
00007816	Timer A3 interrupt control register
00007916	Timer A4 interrupt control register
00007A16	Timer B0 interrupt control register
00007B16	Timer B1 interrupt control register
00007C16	Timer B2 interrupt control register
00007D16	INT0 interrupt control register
00007E16	INT1 interrupt control register
00007F16	INT2 interrupt control register

Notes 1: Do not read/write to this address.

2: These registers are used in the bus fixation of the power saving function. For details, refer to the section on the power saving function of the M37920F8CGP datasheet.

Fig. 2 Location of peripheral devices' control registers (1)

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

M37920S4CGP

16-BIT CMOS MICROCOMPUTER

Address (Hexadecimal notation)

00008016	CS0 control register L
00008116	CS0 control register H
00008216	CS1 control register L
00008316	CS1 control register H
00008416	CS2 control register L
00008516	CS2 control register H
00008616	CS3 control register L
00008716	CS3 control register H
00008816	
00008916	
00008A16	Area CS0 start address register
00008B16	
00008C16	Area CS1 start address register
00008D16	
00008E16	Area CS2 start address register
00008F16	
00009016	Area CS3 start address register
00009116	
00009216	
00009316	
00009416	
00009516	
00009616	
00009716	
00009816	
00009916	
00009A16	
00009B16	
00009C16	Reserved area (Note 1)
00009D16	Reserved area (Note 1)
00009E16	Reserved area (Note 1)
00009F16	
0000A016	Real-time output control register
0000A116	
0000A216	Pulse output data register 0
0000A316	
0000A416	Pulse output data register 1
0000A516	
0000A616	Reserved area (Note 1)
0000A716	
0000A816	DRAM control register
0000A916	Refresh timer
0000AA16	
0000AB16	
0000AC16	CTS/RTS separate select register
0000AD16	
0000AE16	
0000AF16	
0000B016	DMAC control register L
0000B116	DMAC control register H
0000B216	DMA0 interrupt control register
0000B316	DMA1 interrupt control register
0000B416	DMA2 interrupt control register
0000B516	DMA3 interrupt control register
0000B616	
0000B716	
0000B816	
0000B916	
0000BA16	
0000BB16	
0000BC16	Reserved area (Note 1)
0000BD16	Reserved area (Note 1)
0000BE16	Reserved area (Note 1)
0000BF16	Reserved area (Note 1)

Address (Hexadecimal notation)

0000C016	Source address register 0 L
0000C116	Source address register 0 M
0000C216	Source address register 0 H
0000C316	
0000C416	Destination address register 0 L
0000C516	Destination address register 0 M
0000C616	Destination address register 0 H
0000C716	
0000C816	Transfer counter register 0 L
0000C916	Transfer counter register 0 M
0000CA16	Transfer counter register 0 H
0000CB16	
0000CC16	DMA0 mode register L
0000CD16	DMA0 mode register H
0000CE16	DMA0 control register
0000CF16	
0000D016	Source address register 1 L
0000D116	Source address register 1 M
0000D216	Source address register 1 H
0000D316	
0000D416	Destination address register 1 L
0000D516	Destination address register 1 M
0000D616	Destination address register 1 H
0000D716	
0000D816	Transfer counter register 1 L
0000D916	Transfer counter register 1 M
0000DA16	Transfer counter register 1 H
0000DB16	
0000DC16	DMA1 mode register L
0000DD16	DMA1 mode register H
0000DE16	DMA1 control register
0000DF16	
0000E016	Source address register 2 L
0000E116	Source address register 2 M
0000E216	Source address register 2 H
0000E316	
0000E416	Destination address register 2 L
0000E516	Destination address register 2 M
0000E616	Destination address register 2 H
0000E716	
0000E816	Transfer counter register 2 L
0000E916	Transfer counter register 2 M
0000EA16	Transfer counter register 2 H
0000EB16	
0000EC16	DMA2 mode register L
0000ED16	DMA2 mode register H
0000EE16	DMA2 control register
0000EF16	
0000F016	Source address register 3 L
0000F116	Source address register 3 M
0000F216	Source address register 3 H
0000F316	
0000F416	Destination address register 3 L
0000F516	Destination address register 3 M
0000F616	Destination address register 3 H
0000F716	
0000F816	Transfer counter register 3 L
0000F916	Transfer counter register 3 M
0000FA16	Transfer counter register 3 H
0000FB16	
0000FC16	DMA3 mode register L
0000FD16	DMA3 mode register H
0000FE16	DMA3 control register
0000FF16	

Note 1: Do not read/write to this address.

Fig. 3 Location of peripheral devices' control registers (2)

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

M37920S4CGP

16-BIT CMOS MICROCOMPUTER

Processor mode

The M37920S4CGP operates only in the microprocessor mode exclusive for the external ROM. Be sure to fix the level at pin MD0 to Vcc and the level at pin MD1 to Vss. Also, be sure to fix bits 1, 0 at address 5E16 (the processor mode register 0) to "1" and "0", respectively.

Table 1. Relationship between pins MD0, MD1 and processor mode

Pin MD0	Pin MD1	Processor mode
Vcc level (5 V)	Vss level (5 V)	After reset, the microcomputer starts its operation in the microprocessor mode. (Be sure to pin MD0 to Vcc level.)

Microprocessor mode

When the microcomputer starts its operation after reset with the level at pin MD0 = Vcc level (5 V), the microcomputer is placed in the microprocessor mode.

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

M37920S4CGP

16-BIT CMOS MICROCOMPUTER




Fig. 4 Processor mode register 0's bit configuration

PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS
M37920S4CGP

16-BIT CMOS MICROCOMPUTER




Fig. 5 Processor mode register 1's bit configuration

	Address		Address		
Port P0 direction register	(0416)...	0016	Processor mode register 0	(5E16)...	0 0 0 1 0 <small>Note 2</small> 0
Port P1 direction register	(0516)...	0016	Processor mode register 1	(5F16)...	0 0 <small>(Note 2)</small> 0 0
Port P2 direction register	(0816)...	0016	Watchdog timer	(6016)...	FFF16
Port P3 direction register	(0916)...	X X X X X 0 0 0 0	Watchdog timer frequency select register	(6116)...	X X X X X X X X 0
Port P4 direction register	(0C16)...	X X X 0 0 0 0 0	Particular function select register 0	(6216)...	X X X X X X X 0 0
Port P5 direction register	(0D16)...	0016	Particular function select register 1	(6316)...	X X X X 0 0 <small>(Note 3)</small>
Port P6 direction register	(1016)...	X 0 0 0 0 0 0 0	Debug control register 0	(6616)...	1 <small>(Note 3)</small>
Port P7 direction register	(1116)...	X X X X 0 0 0 0	Debug control register 1	(6716)...	0 0 0 <small>(Note 3)</small> 0 0 0 0 <small>Note 3</small>
Port P8 direction register	(1416)...	X 0 0 0 0 0 0 0	INT3 interrupt control register	(6E16)...	X X X X 0 0 0 0
Port P9 direction register	(1516)...	X 0 0 0 0 0 0 0	INT4 interrupt control register	(6F16)...	X X X X 0 0 0 0
Port P10 direction register	(1816)...	0016	A-D conversion interrupt control register	(7016)...	X X X X ? 0 0 0
Port P11 direction register	(1916)...	0016	UART 0 transmit interrupt control register	(7116)...	X X X X 0 0 0 0
Port P12 direction register	(1C16)...	X X X X X 0 0 0	UART 0 receive interrupt control register	(7216)...	X X X X 0 0 0 0
A-D control register 0	(1E16)...	0 0 0 0 0 ? ? ?	UART 1 transmit interrupt control register	(7316)...	X X X X 0 0 0 0
A-D control register 1	(1F16)...	X 0 0 0 0 0 0 1	UART 1 receive interrupt control register	(7416)...	X X X X 0 0 0 0
UART 0 Transmit/Receive mode register	(3016)...	0016	Timer A0 interrupt control register	(7516)...	X X X X 0 0 0 0
UART 1 Transmit/Receive mode register	(3816)...	0016	Timer A1 interrupt control register	(7616)...	X X X X 0 0 0 0
UART 0 Transmit/Receive control register 0	(3416)...	0 0 0 0 1 0 0 0	Timer A2 interrupt control register	(7716)...	X X X X 0 0 0 0
UART 1 Transmit/Receive control register 0	(3C16)...	0 0 0 0 1 0 0 0	Timer A3 interrupt control register	(7816)...	X X X X 0 0 0 0
UART 0 Transmit/Receive control register 1	(3516)...	0 0 0 0 0 0 1 0	Timer A4 interrupt control register	(7916)...	X X X X 0 0 0 0
UART 1 Transmit/Receive control register 1	(3D16)...	0 0 0 0 0 0 1 0	Timer B0 interrupt control register	(7A16)...	X X X X 0 0 0 0
Count start register	(4016)...	0016	Timer B1 interrupt control register	(7B16)...	X X X X 0 0 0 0
One-shot start register	(4216)...	0 X X 0 0 0 0 0	Timer B2 interrupt control register	(7C16)...	X X X X 0 0 0 0
Up-down register	(4416)...	0 0 0 0 0 0 0 0	INT0 interrupt control register	(7D16)...	X X 0 0 0 0 0 0
Timer A clock division select register	(4516)...	X X X X X X 0 0	INT1 interrupt control register	(7E16)...	X X 0 0 0 0 0 0
Timer A0 mode register	(5616)...	0016	INT2 interrupt control register	(7F16)...	X X 0 0 0 0 0 0
Timer A1 mode register	(5716)...	0016	Processor status register PS		0 0 0 ? ? 0 0 0 1 ? ?
Timer A2 mode register	(5816)...	0016	Program bank register PG		0016
Timer A3 mode register	(5916)...	0016	Program counter PC _H		Contents at address FFFF16
Timer A4 mode register	(5A16)...	0016	Program counter PC _L		Contents at address FFFE16
Timer B0 mode register	(5B16)...	0 0 ? X 0 0 0 0	Direct page registers DPR0 to DPR3		000016
Timer B1 mode register	(5C16)...	0 0 ? X 0 0 0 0	Data bank register DT		0016
Timer B2 mode register	(5D16)...	0 0 ? X 0 0 0 0	Stack pointer		FFF16

Notes 1: The contents of the other registers and RAM are undefined at reset and must be initialized by software.

2: The status just after reset depends on the voltage level applied to pin MDO.

3: At power-on reset, these bits are clear to "0". At hardware or software reset, on the other hand, these bits retain the state just before reset.

Fig. 6 Microcomputer internal status just after reset (1)

Address		Address	
CS0 control register L	(80 ₁₆)... Note 2	1 0 X 0 Note 3	1 0
CS0 control register H	(81 ₁₆)...	X X X X X 0 0 1	
CS1 control register L	(82 ₁₆)...	0 1 0 0 0 Note 3	1 0
CS1 control register H	(83 ₁₆)...	0 X X X X 0 0 0	
CS2 control register L	(84 ₁₆)...	0 1 0 0 0 Note 3	1 0
CS2 control register H	(85 ₁₆)...	0 X X X X 0 0 0	
CS3 control register L	(86 ₁₆)...	0 1 0 0 0 Note 3	1 0
CS3 control register H	(87 ₁₆)...	X X X X X 0 0 0	
Area CS0 start address register	(8A ₁₆)...	0 0 0 1 0 0 0 0	
Area CS1 start address register	(8C ₁₆)...	0 0 0 0 0 0 0 0	
Area CS2 start address register	(8E ₁₆)...	0 0 0 0 0 0 0 0	
Area CS3 start address register	(90 ₁₆)...	0 0 0 0 0 0 0 0	
Real-time output control register	(A0 ₁₆)...	0 0 0 0 0 0 0 0	
DRAM control register	(A8 ₁₆)...	0 0 0 0 0 0 0 0	
CTS/RTS separate select register	(AC ₁₆)...	0 0 0 0 0 0 0 0	
DMAC control register L	(B0 ₁₆)...	0 0 0 0 0 0 0 0	
DMAC control register H	(B1 ₁₆)...	0 0 0 0 0 0 0 0	
DMA0 interrupt control register	(B2 ₁₆)...	X X X X 0 0 0 0	
DMA1 interrupt control register	(B3 ₁₆)...	X X X X 0 0 0 0	
DMA2 interrupt control register	(B4 ₁₆)...	X X X X 0 0 0 0	
DMA3 interrupt control register	(B5 ₁₆)...	X X X X 0 0 0 0	
DMA0 mode register L	(CC ₁₆)...	0 0 0 0 0 0 0 0	
DMA0 mode register H	(CD ₁₆)...	0 0 0 0 0 0 0 0	
DMA0 control register	(CE ₁₆)...	0 0 0 0 0 0 0 0	
DMA1 mode register L	(DC ₁₆)...	0 0 0 0 0 0 0 0	
DMA1 mode register H	(DD ₁₆)...	0 0 0 0 0 0 0 0	
DMA1 control register	(DE ₁₆)...	0 0 0 0 0 0 0 0	
DMA2 mode register L	(EC ₁₆)...	0 0 0 0 0 0 0 0	
DMA2 mode register H	(ED ₁₆)...	0 0 0 0 0 0 0 0	
DMA2 control register	(EE ₁₆)...	0 0 0 0 0 0 0 0	
DMA3 mode register L	(FC ₁₆)...	0 0 0 0 0 0 0 0	
DMA3 mode register H	(FD ₁₆)...	0 0 0 0 0 0 0 0	
DMA3 control register	(FE ₁₆)...	0 0 0 0 0 0 0 0	

Notes 1: The contents of the other registers and RAM are undefined at reset and must be initialized by software.

2: The status just after reset depends on the voltage level applied to pin MDO.

3: While Vss level voltage is applied to pin BYTE, these bits are "0". While Vcc level voltage is applied to pin BYTE, on the other hand, these bits are "1".

Fig. 7 Microcomputer internal registers' status just after reset (2)

INPUT/OUTPUT PINS

Each of ports P3 to P9 and P12 has an direction register, and each bit can be programmed for input or output. A pin becomes an output pin when the corresponding bit of direction register is "1", and an input pin when it is "0".

When a pin is programmed as an output pin, the data written to its port latch is output to the output pin. When a pin is programmed as an output pin, the contents of the port latch are read out instead of the value of the pin. Accordingly, a previously output value can be read out correctly even when the output "H" voltage is lowered or the output "L" voltage is raised, owing to an external load, etc.

A pin programmed as an input pin is placed in the floating state, and the value input to the pin can be read out correctly. When a pin is programmed as an input pin, the data can be written only in the port latch, and the pin remains floating.

Each of Figures 8 and 9 shows the block diagram for each port pin.

Table 2. Correspondence between external buses, bus control signals, and programmable I/O port pins

External buses, Bus control signals	Standby state select bit	
	0	1
A0 to A7, A8 to A15, A16 to A23	A0 to A7, A8 to A15, A16 to A23	P100 to P107 (Note 2), P110 to P117 (Note 2), P00 to P07 (Note 2)
D0 to D7, D8 to D15	D0 to D7, D8 to D15 (Note 1)	P10 to P17 (Note 2), P20 to P27
RD, BLW, BHW	RD, BLW, BHW (Note 1)	P31, P32 (Note 2), P33
CS0	CS0	P90 (Note 2)


Notes 1: When the external data bus width = 8 bits (BYTE = Vcc level), this becomes a programmable I/O port pin, regardless of the standby state select bit's contents.

2: Pin functions of port pins P0, P1, P31, P32, P90, P10, P11 are not shown in the pin configuration. However, relationship with corresponding bus signals and ports is listed in Table 2. For the addresses of these port's registers and direction registers, refer to the location of the peripheral devices' control registers (Figures 2 and 3).


[Inside dotted-line not included]
P20/D8 to P27/D15, P33/BHW

[Inside dotted-line included]

P30/RDY, P43/HOLD,
P61/TA1IN/DMAREQ0,
P63/TA3IN/DMAREQ1,
P65/TA4IN/DMAREQ2, P66/DMAREQ3,
P81/RxD1, P85/RxD0, P120/INT0/TB0IN,
P121/INT1/TB1IN, P122/INT2/TB2IN




P40/ALE, P41/φ1, P44/HLDA,
P60/TA1OUT/DMAACK0,
P62/TA3OUT/DMAACK1,
P64/TA4OUT/DMAACK2,
P80/TxD1, P84/TxD0,
P91/CS1/RAS1, P92/CS2/RAS2,
P93/CS3/RAS3, P94/CAS/W,
P95/WRL/LCAS, P96/WRH/UCAS



[Inside dotted-line not included]
P52/RTP02, P53/RTP03, P54/RTP10,
P55/RTP11

[Inside dotted-line included]
P51/TA0IN/RTP01, P57/TA2IN/RTP13



P50/TA0OUT/RTP00, P56/TA2OUT/RTP12






Fig. 8 Block diagram for each port pin (1)

[Inside dotted-line not included]
 P70/AN0, P71/AN1


[Inside dotted-line included]
 P72/AN2/INT3, P73/AN3/ADTRG/INT4



P82/CTS0/CLK1, P83/CTS0/RTS0,
 P86/CLK0



P42/TC



RD, BLW, CS0, A0 to A23, D0 to D7




Fig. 9 Block diagram for each port pin (2)

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Ratings	Unit
Vcc	Power source voltage	-0.3 to 6.5	V
AVcc	Analog power source voltage	-0.3 to 6.5	V
VI	Input voltage D0–D7, D8/P20–D15/P27, P30, P33, P40–P44, P50–P57, P60–P66, P70–P73, P80–P86, P91–P96, P120–P122, VREF, XIN, RESET, BYTE, MD0, MD1, NMI	-0.3 to Vcc+0.3	V
VO	Output voltage A0–A23, RD, BLW, BHW/P33, CS0, D0–D7, D8/P20–D15/P27, P30, P40–P44, P50–P57, P60–P66, P70–P73, P80–P86, P91–P96, P120–P122, XOUT	-0.3 to Vcc+0.3	V
Pd	Power dissipation	300	mW
Topr	Operating temperature	-20 to 85	°C
Tstg	Storage temperature	-40 to 150	°C

RECOMMENDED OPERATING CONDITIONS (Vcc = 5 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
Vcc	Power source voltage	4.5	5	5.5	V
AVcc	Analog power source voltage		Vcc		V
Vss	Power source voltage		0		V
AVss	Analog power source voltage		0		V
VIH	High-level input voltage P20–P27, P30, P33, P40–P44, P50–P57, P60–P66, P70–P73, P80–P86, P91–P96, P120–P122, XIN, RESET, BYTE, MD0, MD1, NMI	0.8Vcc		Vcc	V
VIH	High-level input voltage D0–D7, D8–D15	0.5Vcc		Vcc	V
VIL	Low-level input voltage P20–P27, P30, P33, P40–P44, P50–P57, P60–P66, P70–P73, P80–P86, P91–P96, P120–P122, XIN, RESET, BYTE, MD0, MD1, NMI	0		0.2Vcc	V
VIL	Low-level input voltage D0–D7, D8–D15	0		0.16Vcc	V
IOH (peak)	High-level peak output current A0–A23, RD, BLW, BHW/P33, CS0, D0–D7, D8/P20–D15/P27, P30, P40–P44, P50–P57, P60–P66, P70–P73, P80–P86, P91–P96, P120–P122			-10	mA
IOH (avg)	High-level average output current A0–A23, RD, BLW, BHW/P33, CS0, D0–D7, D8/P20–D15/P27, P30, P40–P44, P50–P57, P60–P66, P70–P73, P80–P86, P91–P96, P120–P122			-5	mA
IOL (peak)	Low-level peak output current A0–A23, RD, BLW, BHW/P33, CS0, D0–D7, D8/P20–D15/P27, P30, P40–P44, P50–P57, P60–P66, P70–P73, P80–P86, P91–P96, P120–P122			10	mA
IOL (avg)	Low-level average output current A0–A23, RD, BLW, BHW/P33, CS0, D0–D7, D8/P20–D15/P27, P30, P40–P44, P50–P57, P60–P66, P70–P73, P80–P86, P91–P96, P120–P122			5	mA
f(XIN)	External clock input frequency			20	MHz

Notes 1: Average output current is the average value of an interval of 100 ms.

2: The sum of IOL(peak) for A0–A23, D0–D7, D8/P20–D15/P27, ports P80–P86 must be 80 mA or less, the sum of IOH(peak) for A0–A23, D0–D7, D8/P20–D15/P27, ports P80–P86 must be 80 mA or less, the sum of IOH(peak) for ports P30, RD, BLW, BHW/P33, CS0, P40–P44, P50–P57, P60–P66, P70–P73, P91–P96, P120–P122 must be 80 mA or less, the sum of IOH(peak) for P30, RD, BLW, BHW/P33, CS0, P40–P44, P50–P57, P60–P66, P70–P73, P91–P96, P120–P122 must be 80 mA or less.

DC ELECTRICAL CHARACTERISTICS ($V_{cc} = 5 \text{ V}$, $V_{ss} = 0 \text{ V}$, $T_a = -20 \text{ to } 85^\circ\text{C}$, $f(X_{IN}) = 20 \text{ MHz}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min.	Typ.	Max.		
V_{OH}	High-level output voltage A0–A23, \bar{CS}_0 , D0–D7, D8/P20–D15/P27, P30, P40–P44, P50–P57, P60–P66, P70–P73, P80–P86, P91–P93, P120–P122	$I_{OH} = -10 \text{ mA}$	3			V	
V_{OH}	High-level output voltage A0–A23, \bar{CS}_0 , D0–D7, D8/P20–D15/P27, P40, P44, P91–P93	$I_{OH} = -400 \mu\text{A}$	4.7			V	
V_{OH}	High-level output voltage \bar{RD} , BLW , $BHW/P33$, P94/CAS/W, P95/WRL/LCAS, P96/WRH/UCAS	$I_{OH} = -10 \text{ mA}$	3.4			V	
		$I_{OH} = -400 \mu\text{A}$	4.8				
V_{OL}	Low-level output voltage A0–A23, \bar{CS}_0 , D0–D7, D8/P20–D15/P27, P30, P40–P44, P50–P57, P60–P66, P70–P73, P80–P86, P91–P93, P120–P122	$I_{OL} = 10 \text{ mA}$			2	V	
V_{OL}	Low-level output voltage A0–A23, \bar{CS}_0 , D0–D7, D8/P20–D15/P27, P40, P44, P91–P93	$I_{OL} = 2 \text{ mA}$			0.45	V	
V_{OL}	Low-level output voltage \bar{RD} , BLW , $BHW/P33$, P94/CAS/W, P95/WRL/LCAS, P96/WRH/UCAS	$I_{OL} = 10 \text{ mA}$			1.6	V	
		$I_{OL} = 2 \text{ mA}$			0.4		
$VT+ - VT-$	Hysteresis TA0IN–TA4IN, TB0IN–TB2IN, INT0–INT4, DMAREQ0–DMAREQ3, ADTRG, CTS0, CLK0, CLK1, NMI, RDY, HOLD, RxDO, RxD1		0.4		1	V	
$VT+ - VT-$	Hysteresis RESET			0.5		1.5	V
$VT+ - VT-$	Hysteresis XIN			0.1		0.3	V
I_{IH}	High-level input current D0–D7, D8/P20–D15/P27, P30, P33, P40–P44, P50–P57, P60–P66, P70–P73, P80–P86, P91–P96, P120–P122, XIN, RESET, BYTE, MD0, MD1, NMI	$V_I = 5.0 \text{ V}$			5	μA	
I_{IL}	Low-level input current D0–D7, D8/P20–D15/P27, P30, P33, P40–P44, P50–P57, P60–P66, P70–P73, P80–P86, P91–P96, P120–P122, XIN, RESET, BYTE, MD0, MD1, NMI	$V_I = 0 \text{ V}$			-5	μA	
VRAM	RAM hold voltage	When clock is stopped.	2			V	
I _{CC}	Power source current	At reset in micro-processor mode, output-only pins are open, and the other pins are connected to V_{ss} .	$f(X_{IN}) = 20 \text{ MHz}$.	25	50	mA	
			$T_a = 25^\circ\text{C}$ when clock is stopped.		1	μA	
			$T_a = 80^\circ\text{C}$ when clock is stopped.		20		

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS
M37920S4CGP

16-BIT CMOS MICROCOMPUTER

A-D CONVERTER CHARACTERISTICS

(VCC = AVCC = 5 V ± 10 %, VSS = AVSS = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits		Unit
			Min.	Max.	
—	Resolution	VREF = VCC		10	Bits
—	Absolute accuracy	VREF = VCC	10-bit resolution mode	± 3	LSB
			8-bit resolution mode	± 2	LSB
R _{LADDER}	Ladder resistance	VREF = VCC	5		kΩ
t _{CONV}	Conversion time	f(XIN) ≤ 20 MHz	10-bit resolution mode	5.9	μs
			8-bit resolution mode	2.45 (Note)	
V _{REF}	Reference voltage	—	2.7	V _{CC}	V
V _{IA}	Analog input voltage	—	0	V _{REF}	V

Note: This is applied when A-D conversion frequency (f_{AD}) = $f_1(\phi)$.

PERIPHERAL DEVICE INPUT/OUTPUT TIMING

(V_{CC} = 5 V ± 10 %, V_{SS} = 0 V, Ta = -20 to 85 °C, f(XIN) = 20 MHz unless otherwise noted)

* For limits depending on f(XIN), their calculation formulas are shown below. Also, the values at f(XIN) = 20 MHz are shown in ().

Timer A input (Count input in event counter mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(TA)	TAiIN input cycle time	80		ns
tw(TAH)	TAiIN input high-level pulse width	40		ns
tw(TAL)	TAiIN input low-level pulse width	40		ns

Timer A input (Gating input in timer mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(TA)	TAiIN input cycle time	$\frac{16 \times 10^9}{f(XIN)}$ (800)		ns
tw(TAH)	TAiIN input high-level pulse width	$\frac{8 \times 10^9}{f(XIN)}$ (400)		ns
tw(TAL)	TAiIN input low-level pulse width	$\frac{8 \times 10^9}{f(XIN)}$ (400)		ns

Note : The TAiIN input cycle time requires 4 or more cycles of a count source. The TAiIN input high-level pulse width and the TAiIN input low-level pulse width respectively require 2 or more cycles of a count source. The limits in this table are applied when the count source = f₂ at f(XIN) ≤ 20 MHz.

Timer A input (External trigger input in one-shot pulse mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(TA)	TAiIN input cycle time	$\frac{8 \times 10^9}{f(XIN)}$ (400)		ns
tw(TAH)	TAiIN input high-level pulse width	80		ns
tw(TAL)	TAiIN input low-level pulse width	80		ns

Timer A input (External trigger input in pulse width modulation mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tw(TAH)	TAiIN input high-level pulse width	80		ns
tw(TAL)	TAiIN input low-level pulse width	80		ns


Timer A input (Up-down input and Count input in event counter mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(UP)	TAiOUT input cycle time	2000		ns
tw(UPH)	TAiOUT input high-level pulse width	1000		ns
tw(UPL)	TAiOUT input low-level pulse width	1000		ns
tsu(UP-TIN)	TAiOUT input setup time	400		ns
th(TIN-UP)	TAiOUT input hold time	400		ns


Timer A input (Two-phase pulse input in event counter mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(TA)	TAiIN input cycle time	800		ns
tsu(TAjIN-TAjOUT)	TAjIN input setup time	200		ns
tsu(TAjOUT-TAjIN)	TAjOUT input setup time	200		ns


- Gating input in timer mode
- Count input in event counter mode
- External trigger input in one-shot pulse mode
- External trigger input in pulse width modulation mode



- Up-down input and Count input in event counter mode



- Two-phase pulse input in event counter mode



Test conditions

- $V_{CC} = 5 \text{ V} \pm 10\%$, $T_a = -20 \text{ to } 85^\circ\text{C}$
- Input timing voltage : $V_{IL} = 1.0 \text{ V}$, $V_{IH} = 4.0 \text{ V}$

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

M37920S4CGP

16-BIT CMOS MICROCOMPUTER

Timer B input (Count input in event counter mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(TB)	TBiN input cycle time (one edge count)	80		ns
tw(TBH)	TBiN input high-level pulse width (one edge count)	40		ns
tw(TBL)	TBiN input low-level pulse width (one edge count)	40		ns
tc(TB)	TBiN input cycle time (both edge count)	160		ns
tw(TBH)	TBiN input high-level pulse width (both edge count)	80		ns
tw(TBL)	TBiN input low-level pulse width (both edge count)	80		ns

Timer B input (Pulse period measurement mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(TB)	TBiN input cycle time	$\frac{16 \times 10^9}{f(XIN)}$ (800)		ns
tw(TBH)	TBiN input high-level pulse width	$\frac{8 \times 10^9}{f(XIN)}$ (400)		ns
tw(TBL)	TBiN input low-level pulse width	$\frac{8 \times 10^9}{f(XIN)}$ (400)		ns

Note: The TBiN input cycle time requires 4 or more cycles of a count source. The TBiN input high-level pulse width and the TBiN input low-level pulse width respectively require 2 or more cycles of a count source. The limits in this table are applied when the count source = f2 at $f(XIN) \leq 20$ MHz.

Timer B input (Pulse width measurement mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(TB)	TBiN input cycle time	$\frac{16 \times 10^9}{f(XIN)}$ (800)		ns
tw(TBH)	TBiN input high-level pulse width	$\frac{8 \times 10^9}{f(XIN)}$ (400)		ns
tw(TBL)	TBiN input low-level pulse width	$\frac{8 \times 10^9}{f(XIN)}$ (400)		ns

Note: The TBiN input cycle time requires 4 or more cycles of a count source. The TBiN input high-level pulse width and the TBiN input low-level pulse width respectively require 2 or more cycles of a count source. The limits in this table are applied when the count source = f2 at $f(XIN) \leq 20$ MHz.

A-D trigger input


Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(AD)	ADTRG input cycle time (minimum allowable trigger)	1000		ns
tw(ADL)	ADTRG input low-level pulse width	125		ns

Serial I/O

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(CK)	CLK _i input cycle time	200		ns
tw(CKH)	CLK _i input high-level pulse width	100		ns
tw(CKL)	CLK _i input low-level pulse width	100		ns
td(C-Q)	TxD _i output delay time		80	ns
th(C-Q)	TxD _i hold time	0		ns
tsu(D-C)	RxD _i input setup time	20		ns
th(C-D)	RxD _i input hold time	90		ns

External interrupt ($\overline{\text{INT}_i}$) input, NMI input

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tw(INH)	$\overline{\text{INT}_i}$ input/NMI input high-level pulse width	250		ns
tw(INL)	$\overline{\text{INT}_i}$ input/NMI input low-level pulse width	250		ns



Test conditions

- $V_{CC} = 5 V \pm 10\%$, $T_a = -20$ to $85^\circ C$
- Input timing voltage : $V_{IL} = 1.0 V$, $V_{IH} = 4.0 V$
- Output timing voltage : $V_{OL} = 0.8 V$, $V_{OH} = 2.0 V$, $C_L = 50 pF$

READY, HOLD TIMING

Timing requirements ($V_{CC} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = -20$ to 85°C , $f(XIN) = 20 \text{ MHz}$, unless otherwise noted)


Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{su}(RDY-\phi 1)$	RDY input setup time	40		ns
$t_{su}(HOLD-\phi 1)$	HOLD̄ input setup time	40		ns
$t_h(\phi 1-RDY)$	RDY input hold time	0		ns
$t_h(\phi 1-HOLD)$	HOLD̄ input hold time	0		ns

Switching characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = -20$ to 85°C , $f(XIN) = 20 \text{ MHz}$, unless otherwise noted)


Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_d(\phi 1-HLDAL)$	HLDĀ output delay time		20	ns
$t_d(RDH-HLDAL)$	HLDĀ low-level output delay time after read	tc -15 (Note)		ns
$t_d(BXWH-HLDAL)$	HLDĀ low-level output delay time after write	tc -15 (Note)		ns
$t_{pxz}(HLDAL-RDZ)$	Floating start delay time	-15	10	ns
$t_{pxz}(HLDAL-BXWZ)$	Floating start delay time	-15	10	ns
$t_{pxz}(HLDAL-CSIZ)$	Floating start delay time	-15	10	ns
$t_{pxz}(HLDAL-ALEZ)$	Floating start delay time	-15	10	ns
$t_{pxz}(HLDAL-AZ)$	Floating start delay time	-15	10	ns
$t_{pzx}(HLDAL-RDZ)$	Floating release delay time	0		ns
$t_{pzx}(HLDAL-BXWZ)$	Floating release delay time	0		ns
$t_{pzx}(HLDAL-CSIZ)$	Floating release delay time	0		ns
$t_{pzx}(HLDAL-ALEZ)$	Floating release delay time	0		ns
$t_{pzx}(HLDAL-AZ)$	Floating release delay time	0		ns

Note: $tc = 1/f(XIN)$.

RDY input



HOLD input



Test conditions

- $V_{cc} = 5 \text{ V} \pm 10\%$, $T_a = -20 \text{ to } 85^\circ\text{C}$
- RDY input, HOLD input : $V_{IL} = 1.0 \text{ V}$, $V_{IH} = 4.0 \text{ V}$
- HLDĀ output : $V_{OL} = 0.8 \text{ V}$, $V_{OH} = 2.0 \text{ V}$, $C_L = 50 \text{ pF}$

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

M37920S4CGP

16-BIT CMOS MICROCOMPUTER

External bus timing

For limits depending on $f(XIN)$, their calculation formulas are shown below.

$W = 0$ (0 wait)

$W = 1$ (1 wait)


$W = 2$ (2 wait)

$tc = 1/f(XIN)$.

Timing Requirements ($VCC = 5 V \pm 10\%$, $VSS = 0 V$, $Ta = -20$ to $85^\circ C$, $f(XIN) = 20$ MHz, unless otherwise noted)

Symbol	Parameter	Limits				Unit	
		When 0/1/2 wait is selected		When ALE expansion wait is selected			
		Min.	Max.	Min.	Max.		
tc	External clock input cycle time	50		50		ns	
$tw(half)$	External clock input pulse width with half input-voltage	0.45tc	0.55tc	0.45tc	0.55tc	ns	
$tw(H)$	External clock input high-level pulse width	0.5tc – 8		0.5tc – 8		ns	
$tw(L)$	External clock input low-level pulse width	0.5tc – 8		0.5tc – 8		ns	
tr	External clock input rise time		8		8	ns	
tf	External clock input fall time		8		8	ns	
$ta(A-D)$	Address access time			(2 + W)tc – 45		ns	
$ta(CSIL-D)$	Chip select access time			(1.5 + W)tc – 35		ns	
$ta(RDL-D)$	Read access time			(1 + W)tc – 30		ns	
$tsu(D-RDL)$	Read data setup time	15		15		ns	
$th(RDH-D)$	Data input hold time after read	0		0		ns	
$ta(BA-D)$	Address access time at burst ROM access			(1 + W)tc – 35		ns	
$th(BA-D)$	Data hold time after address at burst ROM access	0		0		ns	

External clock input



Test conditions

- $Vcc = 5 V \pm 10\%$, $Ta = -20$ to $85^\circ C$
- Input timing voltage : $V_{IL} = 1.0 V$, $V_{IH} = 4.0 V$ ($tw(H)$, $tw(L)$, tr , tf)
- Input timing voltage : $2.5 V$ (tc , $tw(\text{half})$)

Switching characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = -20$ to 85°C , $f(XIN) = 20 \text{ MHz}$, unless otherwise noted)


Symbol	Parameter	Limits				Unit	
		When 0/1/2 wait is selected		When ALE expansion wait is selected			
		Min.	Max.	Min.	Max.		
td(ϕ_1 -RDL)	Read low-level output delay time	-10	15	-10	15	ns	
td(ϕ_1 -RDH)	Read high-level output delay time	-10	10	-10	10	ns	
td(ϕ_1 -BXWL)	Write low-level output delay time	-10	15	-10	15	ns	
td(ϕ_1 -BXWH)	Write high-level output delay time	-10	10	-10	10	ns	
tw(ALEH)	ALE pulse width	0.5tc - 20		tc - 20		ns	
td(A-ALEL)	ALE completion delay time after address stabilization	tc - 30		1.5tc - 30		ns	
tw(RDL)	Read output pulse width	(1 + W)tc - 15		2tc - 15		ns	
tw(RDH)	Read output high-level width (Note 1)	tc - 15		2tc - 15		ns	
td(RDH-BXWH)	Write disable valid time after read (Note 2)	tc - 15		tc - 15		ns	
td(A-RDH)	Address valid time before read	tc - 30		2tc - 30		ns	
th(RDH-A)	Address hold time after read (Note 3)	8		8		ns	
td(RDH-ALEL)	ALE completion delay time after read start		20			ns	
td(ALEL-RDH)	Read disable valid time after ALE completion			0.5tc - 20		ns	
td(CSiL-RDH)	Chip select valid time before read	0.5tc - 20		1.5tc - 20		ns	
td(CSiL-RDL)	Chip select output valid time before read completion	(1.5 + W)tc - 20		3.5tc - 20		ns	
th(RDH-CSiL)	Chip select hold time after read	0.5tc - 20		0.5tc - 20		ns	
td(RDH-D)	Next write cycle data output delay time after read (Note 2)	tc - 15		tc - 15		ns	
tw(BXWL)	Write output pulse width	(1 + W)tc - 15		2tc - 15		ns	
tw(BXWH)	Write output high-level width (Note 1)	tc - 15		2tc - 15		ns	
td(BXWH-RDH)	Read disable valid time after write (Note 2)	tc - 15		tc - 15		ns	
td(A-BXWH)	Address valid time before write	tc - 30		2tc - 30		ns	
th(BXWH-A)	Address hold time after write (Note 3)	8		8		ns	
td(BXWH-ALEL)	ALE completion delay time after write start		20			ns	
td(ALEL-BXWH)	Write disable valid time after ALE completion			0.5tc - 20		ns	
td(CSiL-BXWH)	Chip select valid time before write	0.5tc - 20		1.5tc - 20		ns	
td(CSiL-BXWL)	Chip select output valid time before write completion	(1.5 + W)tc - 20		3.5tc - 20		ns	
th(BXWH-CSiL)	Chip select hold time after write	0.5tc - 20		0.5tc - 20		ns	
td(D-BXWL)	Data output valid time before write completion	(1 + W)tc - 20		2tc - 20		ns	
th(BXWH-D)	Data hold time after write	0.5tc - 10		0.5tc - 10		ns	
tpxz(BXWH-DZ)	Floating start delay time after write		0.5tc + 10		0.5tc + 10	ns	

Notes 1: When the bus cycle just before this parameter is for the area where the recovery cycle insertion is selected, this parameter is extended by tc (ns).

2: When accessing the area where the recovery cycle insertion is selected, this parameter is extended by tc (ns).

3: When accessing the area where the recovery cycle insertion is selected, this parameter is extended by tc (ns). However, except for the case at instruction prefetch.


Normal access: 0/1/2 wait



Test conditions

- $V_{CC} = 5 V \pm 10\%$, $T_a = -20$ to $85^\circ C$
- Input timing voltage : $V_{IL} = 0.8 V$, $V_{IH} = 2.5 V$
- Output timing voltage : $V_{OL} = 0.8 V$, $V_{OH} = 2.0 V$, $C_L = 15 pF$ (\overline{CS}_i)
- Output timing voltage : $V_{OL} = 0.8 V$, $V_{OH} = 2.0 V$, $C_L = 50 pF$ (except for \overline{CS}_i)

Normal access : ALE extension wait



Test conditions

- $V_{CC} = 5 V \pm 10\%$, $T_a = -20$ to $85^\circ C$
- Input timing voltage : $V_{IL} = 0.8 V$, $V_{IH} = 2.5 V$
- Output timing voltage : $V_{OL} = 0.8 V$, $V_{OH} = 2.0 V$, $C_L = 15 pF$ (CS_i)
- Output timing voltage : $V_{OL} = 0.8 V$, $V_{OH} = 2.0 V$, $C_L = 50 pF$ (except for CS_i)

PRELIMINARY


Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

M37920S4CGP

16-BIT CMOS MICROCOMPUTER

Burst ROM access : 0/1/2 wait at instruction prefetch



Test conditions

- $V_{CC} = 5 \text{ V} \pm 10\%$, $T_a = -20 \text{ to } 85^\circ\text{C}$
- Input timing voltage : $V_{IL} = 0.8 \text{ V}$, $V_{IH} = 2.5 \text{ V}$
- Output timing voltage : $V_{OL} = 0.8 \text{ V}$, $V_{OH} = 2.0 \text{ V}$, $C_L = 15 \text{ pF}$ (\overline{CSi})
- Output timing voltage : $V_{OL} = 0.8 \text{ V}$, $V_{OH} = 2.0 \text{ V}$, $C_L = 50 \text{ pF}$ (except for \overline{CSi})

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

DRAM access

Timing Requirements ($V_{CC} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = 0$ to 70°C , $f(X_{IN}) = 20 \text{ MHz}$, unless otherwise noted)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
ta(RASL-D)	RAS access time		2.5tc – 35	ns
ta(CASL-D)	CAS access time		tc – 30	ns
th(CASH-D)	Data input hold time after CAS	0		ns

Switching characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = 0$ to 70°C , $f(X_{IN}) = 20 \text{ MHz}$, unless otherwise noted)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tw(RASH)	RAS high-level pulse width	1.5tc – 20		ns
td(CASH-RASH)	CAS high-level valid time before RAS	1.5tc – 20		ns
th(RASL-CASH)	CAS high-level hold time after RAS's low level	1.5tc – 20		ns
th(CASL-RASL)	RAS hold time after CAS's low level	tc – 15		ns
tw(CASL)	CAS low-level pulse width	tc – 15		ns
td(RA-RASH)	Row address valid time before RAS	0.5tc – 25		ns
th(RASL-RA)	Row address hold time after RAS's low level	tc – 40		ns
td(CA-CASH)	Column address valid time before CAS	0.5tc – 20		ns
th(CASH-CA)	Column address hold time after CAS's high level	0		ns
td(WH-CASH)	W high-level valid time before CAS	3tc – 15		ns
td(WL-CASH)	W low-level valid time before CAS	tc – 15		ns
th(CASL-WL)	W hold time after CAS's low level	tc – 15		ns
td(D-CASH)	Data output valid time before CAS	tc – 20		ns
th(CASL-D)	Data output hold time after CAS's low level	1.5tc – 15		ns
tpxz(CASH-D)	Floating start delay time after CAS	0.5tc + 10		ns
td(CAF-CASH)	Column address valid time before CAS (When fast page access ON is selected)	tc – 40		ns
td(WFL-CASH)	W low-level valid time before CAS (When fast page access ON is selected)	0.5tc – 20		ns
td(DF-CASH)	Data output valid time before CAS (When fast page access ON is selected)	0.5tc – 20		ns
tpxz(WH-D)	Floating start delay time after write		0.5tc + 10	ns

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS


M37920S4CGP

16-BIT CMOS MICROCOMPUTER


DRAM access : fast page access = OFF



<At read>



<At write>




Test conditions

- V_{CC} = 5 V ± 10 %, T_A = 0 to 70 °C
- Input timing voltage : V_{IL} = 0.8 V, V_{IH} = 2.5 V
- Output timing voltage : V_{OL} = 0.8 V, V_{OH} = 2.0 V, C_L = 15 pF (RAS_i)
- Output timing voltage : V_{OL} = 0.8 V, V_{OH} = 2.0 V, C_L = 50 pF (except for RAS_i)

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

DRAM access : fast page access = ON



Test conditions

- $V_{CC} = 5 V \pm 10\%$, $T_a = 0$ to $70^\circ C$
- Input timing voltage : $V_{IL} = 0.8 V$, $V_{IH} = 2.5 V$
- Output timing voltage : $V_{OL} = 0.8 V$, $V_{OH} = 2.0 V$, $C_L = 15 \mu F$ ($\overline{\text{RAS}}_i$)
- Output timing voltage : $V_{OL} = 0.8 V$, $V_{OH} = 2.0 V$, $C_L = 50 \mu F$ (except for $\overline{\text{RAS}}_i$)

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

M37920S4CGP


16-BIT CMOS MICROCOMPUTER

DRAM refresh


Switching characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = 0$ to 70°C , $f(XIN) = 20 \text{ MHz}$, unless otherwise noted)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$tw(RASCBRL)$	RAS low-level pulse width (At \overline{CAS} before \overline{RAS} refresh)	2tc – 15		ns
$tw(CASCBRL)$	\overline{CAS} low-level pulse width (At \overline{CAS} before \overline{RAS} refresh)	2tc – 15		ns
$td(CASCBRL-RASCBRH)$	RAS high-level valid time after \overline{CAS} 's low level start (At \overline{CAS} before \overline{RAS} refresh)	tc – 15		ns
$td(RASCBRL-CASCBRL)$	\overline{CAS} low-level valid time after RAS's low level start (At \overline{CAS} before \overline{RAS} refresh)	tc – 15		ns
$td(CASSLFRH-RASSLFRH)$	RAS high-level valid time after \overline{CAS} 's low level start (At self refresh)	tc – 15		ns
$t_h(RASSLFRH-CASSLFRL)$	\overline{CAS} low-level hold time after RAS's high level (At self refresh)	–15	15	ns

DRAM refresh : $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh



DRAM refresh : self refresh



Test conditions

- $V_{CC} = 5 V \pm 10 \%$, $T_a = 0$ to $70^\circ C$
- Output timing voltage : $V_{OL} = 0.8 V$, $V_{OH} = 2.0 V$, $C_L = 15 pF$ ($\overline{\text{RAS}_i}$)
- Output timing voltage : $V_{OL} = 0.8 V$, $V_{OH} = 2.0 V$, $C_L = 50 pF$ (except for $\overline{\text{RAS}_i}$)


DMA transfer timing

Timing Requirements ($V_{CC} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = -20$ to 85°C , $f(XIN) = 20 \text{ MHz}$, unless otherwise noted)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{SU}(TC_{INL}-\phi 1)$	\overline{TC} input setup time	40		ns
$t_w(TC_{INL})$	\overline{TC} input pulse width	$tc + 20$		ns
$t_{SU}(DRQL-\phi 1)$	$\overline{DMAREQ_i}$ input setup time	40		ns
$t_w(DRQL)$	$\overline{DMAREQ_i}$ input pulse width	tc		ns


Switching characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = -20$ to 85°C , $f(XIN) = 20 \text{ MHz}$, unless otherwise noted)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_w(TCL)$	\overline{TC} output pulse width	$tc - 20$		ns
$t_d(RDH-TCL)$	\overline{TC} output start delay time after read	$tc - 15$		ns
$t_d(BXWH-TCL)$	\overline{TC} output start delay time after write	$tc - 15$		ns
$t_d(TCL-DMAACKL)$	DMAACK low-level output valid time after \overline{TC} output start	$2.5tc - 20$		ns




Test circuit for \overline{TC} output

● $\overline{\text{TC}}$ input




● $\overline{\text{DMAREQ}_i}$ input



Test conditions

- $V_{CC} = 5 \text{ V} \pm 10\%$, $T_a = -20 \text{ to } 85^\circ\text{C}$
- Input timing voltage : $V_{IL} = 1.0 \text{ V}$, $V_{IH} = 4.0 \text{ V}$
- Output timing voltage : $V_{OL} = 0.8 \text{ V}$, $V_{OH} = 2.0 \text{ V}$, $C_L = 50 \text{ pF}$

● Transfer terminate timing



Test conditions

- $V_{CC} = 5 \text{ V} \pm 10\%$, $T_a = -20 \text{ to } 85^\circ\text{C}$
- Output timing voltage : $V_{OL} = 0.8 \text{ V}$, $V_{OH} = 2.0 \text{ V}$, $C_L = 50 \text{ pF}$

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS



M37920S4CGP

16-BIT CMOS MICROCOMPUTER


PACKAGE OUTLINE

100P6S-A

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
QFP100-P-1420-0.65	-	1.58	Alloy 42



Plastic 100pin 14X20mm body QFP



Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	—	—	3.05
A ₁	0	0.1	0.2
A ₂	—	2.8	—
b	0.25	0.3	0.4
c	0.13	0.15	0.2
D	13.8	14.0	14.2
E	19.8	20.0	20.2
[e]	—	0.65	—
H _D	16.5	16.8	17.1
H _E	22.5	22.8	23.1
L	0.4	0.6	0.8
L ₁	—	1.4	—
y	—	—	0.1
θ	0°	—	10°
b ₂	—	0.35	—
l ₂	1.3	—	—
M _D	—	14.6	—
M _E	—	20.6	—

Keep safety first in your circuit designs!

- Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
- The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss rising from these inaccuracies or errors.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea/repeated use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
- Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

REVISION DESCRIPTION LIST		M37920S4CGP Datasheet
Rev. No.	Revision Description	Rev. date
1.00	First Edition	990916