


## 3.3V 4K/8K/16K/32K x 8/9 **Dual-Port Static RAM**

### **Features**

- · True Dual-Ported memory cells which allow simultaneous access of the same memory location
- 4K/8K/16K/32K x 8 organizations (CY7C0138AV/144AV/ 006AV/007AV)
- 4K/8K/16K/32K x 9 organizations (CY7C0139AV/145AV/ 016AV/017AV)
- · 0.35-micron CMOS for optimum speed/power
- · High-speed access: 20/25 ns
- · Low operating power
  - Active: I<sub>CC</sub> = 115 mA (typical)
  - Standby:  $I_{SB3} = 10 \mu A$  (typical)

- · Fully asynchronous operation
- Automatic power-down
- Expandable data bus to 16/18 bits or more using Master/ Slave chip select when using more than one device
- · On-chip arbitration logic
- · Semaphores included to permit software handshaking between ports
- INT flag for port-to-port communication
- · Pin select for Master or Slave
- Commercial and Industrial Temperature Ranges
- Available in 68-pin PLCC (all), 64-pin TQFP (7C006AV & 7C144AV), and 80-pin TQFP (7C007AV)
- Pin-compatible and functionally equivalent to IDT70V05, 70V06, and 70V07.



- 1.  $I/O_0-I/O_7$  for x8 devices;  $I/O_0-I/O_8$  for x9 devices.
- $A_0$ - $A_{11}$  for 4K devices;  $A_0$ - $A_{12}$  for 8K devices;  $A_0$ - $A_{13}$  for 16K devices;  $A_0$ - $A_{14}$  for 32K devices;
- BUSY is an output in master mode and an input in slave mode.

For the most recent information, visit the Cypress web site at www.cypress.com




## **Functional Description**

The CY7C138AV/144AV/006AV/007AV and CY7C139AV/145AV/016AV/017AV are low-power CMOS 4K, 8K, 16K, and 32K x8/9 dual-port static RAMs. Various arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. Two ports are provided, permitting independent, asynchronous access for reads and writes to any location in memory. The devices can be utilized as standalone 8/9-bit dual-port static RAMs or multiple devices can be combined in order to function as a 16/18-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 16/18-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interproces-

sor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.

Each port has independent control pins: Chip Enable ( $\overline{CE}$ ), Read or Write Enable ( $R/\overline{W}$ ), and Output Enable ( $\overline{OE}$ ). Two flags are provided on each port ( $\overline{BUSY}$  and  $\overline{INT}$ ).  $\overline{BUSY}$  signals that the port is trying to access the same location currently being accessed by the other port. The Interrupt flag ( $\overline{INT}$ ) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power-down feature is controlled independently on each port by a Chip Select ( $\overline{CE}$ ) pin.

## **Pin Configurations**




- 4. I/O<sub>8R</sub> on the CY7C139AV.
- 5. I/O<sub>8L</sub> on the CY7C139AV.




## Pin Configurations (continued)

#### 68-Pin PLCC Top View




### 64-Pin TQFP Top View



- 6.  $I/O_{8R}$  on the CY7C145AV.
- 7.  $I/O_{8L}$  on the CY7C145AV.



## Pin Configurations (continued)




- I/O for CY7C016AV and CY7C017AV only.
  Address line for CY7C007AV and CY7C017AV only.



## Pin Configurations (continued)

### 80-Pin TQFP Top View



## **Selection Guide**

	CY7C138AV/144AV/006AV CY7C139AV/145AV/016AV CY7C007AV/017AV -20	CY7C138AV/144AV/006AV CY7C139AV/145AV/016AV CY7C007AV/017AV -25
Maximum Access Time (ns)	20	25
Typical Operating Current (mA)	120	115
Typical Standby Current for I <sub>SB1</sub> (mA) (Both Ports TTL level)	35	30
Typical Standby Current for I <sub>SB3</sub> (μA) (Both Ports CMOS level)	10 μΑ	10 μΑ





## **Pin Definitions**

Left Port	Right Port	Description
CEL	CER	Chip Enable
$R/\overline{W}_L$	R/W <sub>R</sub>	Read/Write Enable
ŌĒL	ŌE <sub>R</sub>	Output Enable
A <sub>0L</sub> -A <sub>14L</sub>	A <sub>0R</sub> -A <sub>14R</sub>	Address (A <sub>0</sub> –A <sub>11</sub> for 4K devices; A <sub>0</sub> –A <sub>12</sub> for 8K devices; A <sub>0</sub> –A <sub>13</sub> for 16K devices; A <sub>0</sub> –A <sub>14</sub> for 32K)
I/O <sub>0L</sub> –I/O <sub>8L</sub>	I/O <sub>0R</sub> -I/O <sub>8R</sub>	Data Bus Input/Output (I/O <sub>0</sub> –I/O <sub>7</sub> for x8 devices and I/O <sub>0</sub> –I/O <sub>8</sub> for x9)
SEML	SEMR	Semaphore Enable
INT <sub>L</sub>	<del>INT</del> <sub>R</sub>	Interrupt Flag
BUSYL	BUSYR	Busy Flag
M/S		Master or Slave Select
V <sub>CC</sub>		Power
GND		Ground
NC		No Connect

## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature .....-65°C to +150°C Ambient Temperature with Power Applied ......–55°C to +125°C Supply Voltage to Ground Potential ..... -0.5V to +4.6V DC Voltage Applied to Outputs in High Z State .....-0.5V to V<sub>CC</sub>+0.5V DC Input Voltage<sup>[11]</sup>.....-0.5V to V<sub>CC</sub>+0.5V

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage	. >2001V
Latch-Up Current	>200 mA

## **Operating Range**

Range	Ambient Temperature	v <sub>cc</sub>		
Commercial	0°C to +70°C	3.3V ± 300mV		
Industrial <sup>[10]</sup>	-40°C to +85°C	3.3V ± 300mV		

Shaded areas contain advance information.

10. Industrial parts are available in CY7C007AV and CY7C017AV only.
 11. Pulse width < 20 ns.</li>



## **Electrical Characteristics** Over the Operating Range


		CY7C138AV/144AV/006AV CY7C139AV/145AV/016AV CY7C007AV/017AV							
				-20			-25		
Parameter	Description		Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage (V <sub>CC</sub> = 3.3V)		2.4			2.4			V
V <sub>OL</sub>	Output LOW Voltage				0.4			0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.0			2.0			V
V <sub>IL</sub>	Input LOW Voltage			0.8			0.8	V	
I <sub>OZ</sub>	Output Leakage Current	-10		10	-10		10	μΑ	
I <sub>CC</sub>	Operating Current (V <sub>CC</sub> = Max.,	Com'l.		120	175		115	165	mA
	I <sub>OUT</sub> = 0 mA) Outputs Disabled	Ind. <sup>[10]</sup>		140	195				mA
I <sub>SB1</sub>	Standby Current (Both Ports TTL Level)	Com'l.		35	45		30	40	mA
	$\overline{CE}_L \& \overline{CE}_R \ge V_{IH}, f = f_{MAX}$	Ind. <sup>[10]</sup>		45	55				mA
I <sub>SB2</sub>	Standby Current (One Port TTL Level) CE	Com'l.		75	110		65	95	mA
	$  CE_R \ge V_{IH}, f = f_{MAX}$	Ind. <sup>[10]</sup>		85	130				mA
I <sub>SB3</sub>	Standby Current (Both Ports CMOS Level)	Com'l.		10	500		10	500	μΑ
	$\overline{CE}_L$ & $\overline{CE}_R \ge V_{CC} - 0.2V$ , f = 0	Ind. <sup>[10]</sup>		10	500				μΑ
I <sub>SB4</sub>	Standby Current (One Port CMOS Level) $\overline{CE}_L \mid \overline{CE}_R \ge V_{IH}, f = f_{MAX}^{[12]}$	Com'l.		70	95		60	80	mA
	$CE_L \mid CE_R \ge V_{IH}, f = f_{MAX}^{L^{1/2}}$	Ind. <sup>[10]</sup>		80	105			•	mA


Shaded areas contain advance information.

## Capacitance<sup>[13]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1$ MHz,	10	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3V$	10	pF

## **AC Test Loads and Waveforms**





- 12.  $f_{MAX} = 1/t_{RC} = All$  inputs cycling at  $f = 1/t_{RC}$  (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby  $l_{SB3}$ .

  13. Tested initially and after any design or process changes that may affect these parameters.



## Switching Characteristics Over the Operating Range<sup>[14]</sup>

		C)				
		-	20	-:	25	
Parameter	Description	Min.	Max.	Min.	Max.	Units
READ CYCLE						
$t_{RC}$	Read Cycle Time	20		25		ns
$t_{AA}$	Address to Data Valid		20		25	ns
t <sub>OHA</sub>	Output Hold From Address Change	3		3		ns
t <sub>ACE</sub> <sup>[15]</sup>	CE LOW to Data Valid		20		25	ns
t <sub>DOE</sub>	OE LOW to Data Valid		12		13	ns
t <sub>LZOE</sub> <sup>[16, 17, 18]</sup>	OE Low to Low Z	3		3		ns
t <sub>HZOE</sub> [16, 17, 18]	OE HIGH to High Z		12		15	ns
t <sub>LZCE</sub> <sup>[16, 17, 18]</sup>	CE LOW to Low Z	3		3		ns
t <sub>HZCE</sub> <sup>[16, 17, 18]</sup>	CE HIGH to High Z		12		15	ns
t <sub>PU</sub> <sup>[18]</sup>	CE LOW to Power-Up	0		0		ns
t <sub>PD</sub> <sup>[18]</sup>	CE HIGH to Power-Down		20		25	ns
t <sub>ABE</sub> <sup>[15]</sup>	Byte Enable Access Time		20		25	ns
WRITE CYCLE		I	1		L L	
t <sub>WC</sub>	Write Cycle Time	20		25		ns
t <sub>SCE</sub> <sup>[15]</sup>	CE LOW to Write End	16		20		ns
t <sub>AW</sub>	Address Valid to Write End	16		20		ns
t <sub>HA</sub>	Address Hold From Write End	0		0		ns
t <sub>SA</sub> <sup>[15]</sup>	Address Set-Up to Write Start	0		0		ns
t <sub>PWE</sub>	Write Pulse Width	16		20		ns
t <sub>SD</sub>	Data Set-Up to Write End	12		15		ns
t <sub>HD</sub>	Data Hold From Write End	0		0		ns
t <sub>HZWE</sub> [17, 18]	$R/\overline{W}$ LOW to High Z		12		15	ns
t <sub>LZWE</sub> [17, 18]	R/W HIGH to Low Z	3		3		ns
t <sub>WDD</sub> <sup>[19]</sup>	Write Pulse to Data Delay		40		50	ns
t <sub>DDD</sub> <sup>[19]</sup>	Write Data Valid to Read Data Valid		30		35	ns
BUSY TIMING[20		<u> </u>	1	1	1	
t <sub>BLA</sub>	BUSY LOW from Address Match		20		20	ns
t <sub>BHA</sub>	BUSY HIGH from Address Mismatch		20		20	ns
t <sub>BLC</sub>	BUSY LOW from CE LOW		20		20	ns
t <sub>BHC</sub>	BUSY HIGH from CE HIGH		16		17	ns

## Note:

- 14. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified To access RAM, CE=L, SEM=H. To access semaphore, CE=H and SEM=L. Either condition must be valid for the entire t<sub>SCE</sub> time.
- 16. At any given temperature and voltage condition for any given device, t<sub>HZCE</sub> is less than t<sub>LZCE</sub> and t<sub>HZCE</sub> is less than t<sub>LZCE</sub>.

Test conditions used are Load 3.

- This parameter is guaranteed but not tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing 18.
- with Busy waveform.

  For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.

  Test conditions used are Load 2.

t <sub>PS</sub> Port Set-Up for Priority	5		5		ns	l
--	---	--	---	--	----	---



## Switching Characteristics Over the Operating Range<sup>[14]</sup> (continued)


		CY CY				
		-2	20	-2	25	
Parameter	Description	Min.	Max.	Min.	Max.	Units
t <sub>WB</sub>	R/W HIGH after BUSY (Slave)	0		0		ns
t <sub>WH</sub>	R/W HIGH after BUSY HIGH (Slave)	15		17		ns
t <sub>BDD</sub> <sup>[21]</sup>	BUSY HIGH to Data Valid		20		25	ns
INTERRUPT TIMI	NG <sup>[20]</sup>			-		
t <sub>INS</sub>	INT Set Time		20		20	ns
t <sub>INR</sub>	INT Reset Time		20		20	ns
SEMAPHORE TIM	IING					
t <sub>SOP</sub>	SEM Flag Update Pulse (OE or SEM)	10		12		ns
t <sub>SWRD</sub>	SEM Flag Write to Read Time	5		5		ns
t <sub>SPS</sub>	SEM Flag Contention Window	5		5		ns
t <sub>SAA</sub>	SEM Address Access Time		20		25	ns

## **Data Retention Mode**

The CY7C0138AV/144AV/006AV/007AV and CY7C139AV/ 145AV/016AV/017AV are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules ensure data retention:

- 1. Chip enable (CE) must be held HIGH during data retention, within  $V_{CC}$  to  $V_{CC} - 0.2V$ .
- 2.  $\overline{\text{CE}}$  must be kept between  $\text{V}_{\text{CC}}$  0.2V and 70% of  $\text{V}_{\text{CC}}$ during the power-up and power-down transitions.
- 3. The RAM can begin operation >t $_{RC}$  after  $V_{CC}$  reaches the minimum operating voltage (3.0 volts).

## **Timing**



Parameter	Parameter Test Conditions <sup>[24]</sup>					
ICC <sub>DR1</sub>	@ VCC <sub>DR</sub> = 2V	50	μΑ			


- 21.  $t_{BDD}$  is a calculated parameter and is the greater of  $t_{WDD}$ – $t_{PWE}$  (actual) or  $t_{DDD}$ – $t_{SD}$  (actual).

  22. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.




## **Switching Waveforms**


## Read Cycle No. 1 (Either Port Address Access) [25, 26, 27]



## Read Cycle No. 2 (Either Port $\overline{\text{CE}/\text{OE}}$ Access)[25, 22, 23]



## Read Cycle No. 3 (Either Port)[25, 27, 22, 23]



- 23. To access RAM,  $\overline{CE} = V_{IL}$ ,  $\overline{SEM} = V_{IH}$ . To access semaphore,  $\overline{CE} = V_{IH}$ ,  $\overline{SEM} = V_{IL}$ .


  24.  $\overline{CE} = V_{CC}$ ,  $V_{in} = GND$  to  $V_{CC}$ ,  $T_A = 25^{\circ}C$ . This parameter is guaranteed but not tested.

  25. R/W is HIGH for read cycles.


  26. Device is continuously selected  $\overline{CE} = V_{IL}$ . This waveform cannot be used for semaphore reads.
- 27.  $\overline{OE} = V_{IL}$ .



## Write Cycle No. 1: $R/\overline{W}$ Controlled Timing [28, 29, 30, 31]



## Write Cycle No. 2: $\overline{\text{CE}}$ Controlled Timing [28, 29, 30, 35]




- 28. R/W must be HIGH during all address transitions.
  29. A write occurs during the overlap (t<sub>SCE</sub> or t<sub>PWE</sub>) of a LOW CE or SEM.
  30. t<sub>HA</sub> is measured from the earlier of CE or R/W or (SEM or R/W) going HIGH at the end of write cycle.
  31. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of t<sub>PWE</sub> or (t<sub>HZWE</sub> + t<sub>SD</sub>) to allow the I/O drivers to turn off and data to be placed on the bus for the required t<sub>SD</sub>. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t<sub>PWE</sub>.
  32. To access RAM CE V... SFM = V...
- 32. To access RAM, CE = V<sub>IL</sub>, SEM = V<sub>IH</sub>.
   33. Transition is measured ±500 mV from steady state with a 5-pF load (including scope and jig). This parameter is sampled and not 100% tested.
- During this period, the I/O pins are in the output state, and input signals must not be applied.


  If the CE or SEM LOW transition occurs simultaneously with or after the RW LOW transition, the outputs remain in the high-impedance state.



## Semaphore Read After Write Timing, Either Side<sup>[36]</sup>




## Timing Diagram of Semaphore Contention $^{[37,\;38,\;39]}$




- 36.  $\overline{CE} = HIGH$  for the duration of the above timing (both write and read cycle).
  37.  $I/O_{0R} = I/O_{0L} = LOW$  (request semaphore);  $\overline{CE}_R = \overline{CE}_L = HIGH$ .
  38. Semaphores are reset (available to both ports) at cycle start.
  39. If t<sub>SPS</sub> is violated, the semaphore will definitely be obtained by one side or the other, but which side will get the semaphore is unpredictable.



## Timing Diagram of Read with BUSY (M/S=HIGH)[40]



## Write Timing with Busy Input (M/S=LOW)




Note:


40.  $\overline{CE}_L = \overline{CE}_R = LOW$ .




# Busy Timing Diagram No. 1 (CE Arbitration)[41] CE<sub>L</sub>Valid First:



# Busy Timing Diagram No. 2 (Address Arbitration)<sup>[41]</sup> Left Address Valid First




## Right Address Valid First:



<sup>41.</sup> If  $t_{PS}$  is violated, the busy signal will be asserted on one side or the other, but there is no guarantee to which side  $\overline{\text{BUSY}}$  will be asserted.





- 42.  $t_{HA}$  depends on which enable pin  $(\overline{CE}_L \text{ or } \underline{RW}_L)$  is deasserted first.
- 43.  $t_{INS}$  or  $t_{INR}$  depends on which enable pin ( $\overline{CE}_L$  or  $R\overline{W}_L$ ) is asserted last.



## **Architecture**

The CY7C138AV/144AV/006AV/007AV and CY7C139AV/145AV/016AV/017AV consist of an array of 4K, 8K, 16K, and 32K words of 8 and 9 bits each of dual-port RAM cells, I/O and address lines, and control signals ( $\overline{CE}$ ,  $\overline{OE}$ ,  $\overline{R/W}$ ). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes/reads to the same location, a  $\overline{BUSY}$  pin is provided on each port. Two interrupt ( $\overline{INT}$ ) pins can be utilized for port-to-port communication. Two semaphore ( $\overline{SEM}$ ) control pins are used for allocating shared resources. With the M/ $\overline{S}$  pin, the devices can function as a master ( $\overline{BUSY}$  pins are outputs) or as a slave ( $\overline{BUSY}$  pins are inputs). The devices also have an automatic power-down feature controlled by  $\overline{CE}$ . Each port is provided with its own output enable control ( $\overline{OE}$ ), which allows data to be read from the device.

## **Functional Description**

#### **Read and Write Operations**

When writing data must be set up for a duration of  $t_{SD}$  before the rising edge of  $R/\overline{W}$  in order to guarantee a valid write. A write operation is controlled by either the  $R/\overline{W}$  pin (see Write Cycle No. 1 waveform) or the  $\overline{CE}$  pin (see Write Cycle No. 2 waveform). Required inputs for non-contention operations are summarized in *Table 1*.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must occur before the data is read on the output; otherwise the data read is not deterministic. Data will be valid on the port t<sub>DDD</sub> after the data is presented on the other port.

When reading the device, the user must assert both the  $\overline{\text{OE}}$  and  $\overline{\text{CE}}$  pins. Data will be available  $t_{ACE}$  after  $\overline{\text{CE}}$  or  $t_{DOE}$  after  $\overline{\text{OE}}$  is asserted. If the user wishes to access a semaphore flag, then the  $\overline{\text{SEM}}$  pin must be asserted instead of the  $\overline{\text{CE}}$  pin, and  $\overline{\text{OE}}$  must also be asserted.

## Interrupts

The upper two memory locations may be used for message passing. The highest memory location (FFF for the CY7C138AV/9AV, 1FFF for the CY7C144AV/5AV, 3FFF for the CY7C006AV/16AV, 7FFF for the CY7C007AV/17AV) is the mailbox for the right port and the second-highest memory location (FFE for the CY7C138AV/9AV, 1FFE for the CY7C144AV/5AV, 3FFE for the CY7C006AV/16AV, 7FFE for the CY7C007AV/17AV) is the mailbox for the left port. When one port writes to the other port's mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user defined.

Each port can read the other port's mailbox without resetting the interrupt. The active state of the busy signal (to a port) prevents the port from setting the interrupt to the winning port. Also, an active busy to a port prevents that port from reading its own mailbox and, thus, resetting the interrupt to it. If an application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin. The operation of the interrupts and their interaction with Busy are summarized in *Table 2*.

#### **Busy**

The CY7C138AV/144AV/006AV/007AV and CY7C139AV/145AV/016AV/017AV provide on-chip arbitration to resolve simulta-

neous memory location access (contention). If both ports'  $\overline{CE}$ s are asserted and an address match occurs within  $t_{PS}$  of each other, the busy logic will determine which port has access. If  $t_{PS}$  is violated, one port will definitely gain permission to the location, but it is not predictable which port will get that permission.  $\overline{BUSY}$  will be asserted  $t_{BLA}$  after an address match or  $t_{BLC}$  after  $\overline{CE}$  is taken LOW.

#### Master/Slave

An M/ $\overline{S}$  pin is provided in order to expand the word width by configuring the device as either a master or a slave. The  $\overline{BUSY}$  output of the master is connected to the  $\overline{BUSY}$  input of the slave. This will allow the device to interface to a master device with no external components. Writing to slave devices must be delayed until after the  $\overline{BUSY}$  input has settled ( $t_{BLC}$  or  $t_{BLA}$ ), otherwise, the slave chip may begin a write cycle during a contention situation. When tied HIGH, the  $\overline{M/S}$  pin allows the device to be used as a master and, therefore, the  $\overline{BUSY}$  line is an output.  $\overline{BUSY}$  can then be used to send the arbitration outcome to a slave.

### **Semaphore Operation**

The CY7C138AV/144AV/006AV/007AV and CY7C139AV/ 145AV/016AV/017AV provide eight semaphore latches, which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for t<sub>SOP</sub> before attempting to read the semaphore. The semaphore value will be available  $t_{SWRD}$  +  $t_{DOE}$  after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control of the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side will succeed in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.

Semaphores are accessed by asserting  $\overline{\text{SEM}}$  LOW. The  $\overline{\text{SEM}}$  pin functions as a chip select for the semaphore latches ( $\overline{\text{CE}}$  must remain HIGH during  $\overline{\text{SEM}}$  LOW). A $_{0-2}$  represents the semaphore address.  $\overline{\text{OE}}$  and R/W are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only  $I/O_0$  is used. If a zero is written to the left port of an available semaphore, a one will appear at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore will be set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. *Table* 3 shows sample semaphore operations.

When reading a semaphore, all data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within  $t_{\rm SPS}$  of each other, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.



## Table 1. Non-Contending Read/Write

	Inputs			Outputs						
CE	R/W	ŌĒ	SEM	I/O <sub>0</sub> –I/O <sub>8</sub>	Operation					
Н	Х	Х	Н	High Z	Deselected: Power-Down					
Н	Н	L	L	Data Out	Read Data in Semaphore Flag					
Х	Х	Н	Х	High Z	I/O Lines Disabled					
Н		Х	L	Data In	Write into Semaphore Flag					
L	Н	L	Н	Data Out	Read					
L	L	Х	Н	Data In	Write					
L	Х	Х	L		Not Allowed					

## Table 2. Interrupt Operation Example (assumes $\overline{BUSY}_L = \overline{BUSY}_R = HIGH$ )

		Left Port					Right Port				
Function	R/W <sub>L</sub>	CEL	ΟE	A <sub>0L-14L</sub>	INT	R/W <sub>R</sub>	CER	<del>OE</del> <sub>R</sub>	A <sub>0R-14R</sub>	INT <sub>R</sub>	
Set Right INT <sub>R</sub> Flag	L	L	Х	FFF <sup>[46]</sup>	Х	Х	Х	Х	Х	L <sup>[45]</sup>	
Reset Right INT <sub>R</sub> Flag	Х	Х	Х	Х	Х	Х	L	L	FFF <sup>[46]</sup>	H <sup>[44]</sup>	
Set Left INT <sub>L</sub> Flag	Х	Х	Х	Х	L <sup>[44]</sup>	L	L	Х	1FFE <sup>[46]</sup>	Х	
Reset Left INT <sub>L</sub> Flag	Х	L	L	1FFE <sup>[46]</sup>	H <sup>[45]</sup>	Х	Х	Х	Х	Х	

## **Table 3. Semaphore Operation Example**

Function	I/O <sub>0</sub> -I/O <sub>8</sub> Left	I/O <sub>0</sub> -I/O <sub>8</sub> Right	Status
No action	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left Port has semaphore token
Right port writes 0 to semaphore	0	1	No change. Right side has no write access to semaphore
Left port writes 1 to semaphore	1	0	Right port obtains semaphore token
Left port writes 0 to semaphore	1	0	No change. Left port has no write access to semaphore
Right port writes 1 to semaphore	0	1	Left port obtains semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free
Right port writes 0 to semaphore	1	0	Right port has semaphore token
Right port writes 1 to semaphore	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free

- 44. If BUSY<sub>R</sub> = L, then no change.
  45. If BUSY<sub>L</sub> = L, then no change.
  46. See Functional Description for specific addresses by device part number.



## **Ordering Information**

## Package Availability Guide

Device	Organization	68-Pin PLCC	64-Pin TQFP	80-Pin TQFP
CY7C138AV	4K x 8	X		
CY7C139AV	4K x 9	X		
CY7C144AV	8K x 8	X	Х	
CY7C145AV	8K x 9	X		
CY7C006AV	16K x 8	X	X	
CY7C016AV	16K x 9	X		
CY7C007AV	32K x 8	X		X
CY7C017AV	32K x 9	Х		

## 4K x8 3.3V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
20	CY7C138AV-20JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial
25	CY7C138AV-25JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial

## 4K x9 3.3V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
20	CY7C139AV-20JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial
25	CY7C139AV-25JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial

## 8K x8 3.3V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
20	CY7C144AV-20AC	A65	64-Pin Thin Quad Flat Pack	Commercial
	CY7C144AV-20JC	J81	68-Pin Plastic Leaded Chip Carrier	
25	CY7C144AV-25AC	A65	64-Pin Thin Quad Flat Pack	Commercial
	CY7C144AV-25JC	J81	68-Pin Plastic Leaded Chip Carrier	

## 8K x9 3.3V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
20	CY7C145AV-20JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial
25	CY7C145AV-25JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial

## 16K x8 3.3V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
20	CY7C006AV-20AC	A65	64-Pin Thin Quad Flat Pack	Commercial
	CY7C006AV-20JC	J81	68-Pin Plastic Leaded Chip Carrier	
25	CY7C006AV-25AC	A65	64-Pin Thin Quad Flat Pack	Commercial
	CY7C006AV-25JC	J81	68-Pin Plastic Leaded Chip Carrier	





## Ordering Information (continued)

## 16K x9 3.3V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
20	CY7C016AV-20JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial
25	CY7C016AV-25JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial

## 32K x8 3.3V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
20	CY7C007AV-20JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C007AV-20AC	A80	80-Pin Thin Quad Flat Pack	
	CY7C007AV-20JI	J81	68-Pin Plastic Leaded Chip Carrier	Industrial
	CY7C007AV-20AI	A80	80-Pin Thin Quad Flat Pack	
25	CY7C007AV-25JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C007AV-25AC	A80	80-Pin Thin Quad Flat Pack	

Shaded areas contain advance information.

## 32K x9 3.3V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
20	CY7C017AV-20JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C017AV-20JI	J81	68-Pin Plastic Leaded Chip Carrier	Industrial
25	CY7C017AV-25JC	J81	68-Pin Plastic Leaded Chip Carrier	Commercial


Shaded areas contain advance information.

Document #: 38-00837



## **Package Diagrams**


## 64-Lead Thin Plastic Quad Flat Pack (14 x 14 x 1.4 mm) A65






## Package Diagrams (continued)

#### 80-Pin Thin Plastic Quad Flat Pack A80



## 68-Lead Plastic Leaded Chip Carrier J81



<sup>©</sup> Cypress Semiconductor Corporation, 1999. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.