Linear IC Converter cmos

D/A Converter for Digital Tuning

(12-channel, 8-bit, on-chip OP amp., low-voltage)

MB88146A

■ DESCRIPTION

The MB88146A is an 8-bit D/A converter with twelve built-in channels. The 12 analog outputs each have a built-in OP amplifier with large current drive-capability.

The data input/output format is CS (chip select) with serial bus connection available.


A built-in 12-bit I/O expander enables serial ↔ parallel conversion (8 of the 12 bits can also be used for analog output).

This product can be used for microcontroller port expansion, electronic level adjustment, replacement of semifixed resistance for tuning, etc.


■ FEATURES

- Ultra low power consumption (1.2 mW/chl: typical)
- Ultra compact package
- Built-in 12-channel R-2R type 8-bit D/A converter
- Built-in 12-bit I/O expander (8 bits also function as analog output)
- Built-in analog output amplifier (sink current 1.0 mA maximum, source current 1.0 mA maximum)
- Built-in power-on detection circuit (initialized at detection of VccD power-on)
- MCU interface compatible with 3 V to 5 V systems
- Power divided into MCU interface power supply (VccD) and OP amplifier power supply (VccA), D/A converter power supply (VccD)
- · Analog output capability from 0 V to VccA
- Serial data I/O operates to maximum of 2.5 MHz (in cascade connection, up to 2.5 MHz when VccD = 5 V, up to 1.5 MHz when VccD = 3 V)
- CMOS process
- Choice of two packages: SDIP-24 pin and SSOP-24 pin.

■ PACKAGES



■ PIN ASSIGNMENT




■ PIN DESCRIPTION

Pin no.	Pin name	Description
1 to 4	AO ₁ to AO ₄	D/A converter analog output pins (VDD to GND output). (Default: output #00 setting level)
5 to 12	D ₁₁ /AO ₅ to D ₄ /AO ₁₂	These pins may be used either as I/O expander parallel input/output (VccA/GND output 0.5 VccA/0.2 VccA input) or D/A converter analog output (Vdd to GND output). Pin status is controlled by input data. See "■Data Configuration". (Default: Input mode, Hi-Z state)
13	V _{DD} *1	D/A converter reference power pin.
14	VccD*1	MCU interface power supply pin (power supply for I/O expander).
15 to 18	D ₃ toD ₀	I/O expander parallel input/output pins. (VccD/GND output: When VccD ≧ 4.0 V, 0.5 VccD/0.2 VccD input, When VccD < 4.0 V, 2 V/0.2 VccD input) Pin status is controlled by input data. See "■Data Configuration." (Default: Input mode, Hi-Z state)
19	CLK*2	Shift clock signal input pin. When \overline{CS} = "L," SI data is loaded into the shift register at the rising edge of the shift clock.
20	SI*2	Data input pin (serial input pin). Used for 16-bit serial data input.
21	SO	Data output pin (serial output pin). The first bit (LSB) data of the 16-bit shift register is output simultaneously with the falling edge of the shift clock. When CS output = "H," this pin goes to high impedance state.
22	CS*2	Chip select signal input pin. Input to shift registers is enabled when the $\overline{\text{CS}}$ signal falling edges. Shift register contents can be executed when the $\overline{\text{CS}}$ signal rising edges.
23	VccA*1	Analog unit power supply pin (OP amplifier power supply).
24	GND	Common GND pin.


^{*1:} Be sure that $V_{CC}A \ge V_{CC}D$, and that $V_{CC}A \ge V_{DD}$. *2: Do not leave this pin in floating state.

■ BLOCK DIAGRAM



■ DATA CONFIGURATION

1. Data Configuration



2. Channel Select

D3	D2	D1	D0	Function				
0	0	0	0	Don't Care/special function				
0	0	0	1	AO ₁ selected				
0	0	1	0	AO ₂ selected				
to	to	to	to	to				
1	0	1	1	AO ₁₁ selected				
1	1	0	0	AO ₁₂ selected				
1	1	0	1	I/O expander (serial → parallel)				
1	1	1	0	I/O expander (parallel → serial)				
1	1	1	1	Expander status register (ESR)				

3. Setting Data

• Don't Care/special function (Channel select = "0000")

DF	DE	DD	DC	DB	DA	D9	D8	D7	D6	D5	D4	Analog output voltage level
×	×	×	×	×	×	×	×	0	0	0	0	Don't Care
to	Don't Care											
×	×	×	×	×	×	×	×	1	0	1	1	Don't Care
0	0	0	0	0	0	0	0	1	1	0	0	GND (all channels)
0	0	0	0	0	0	0	1	1	1	0	0	V _{DD} /256 × 1 (all channels)
0	0	0	0	0	0	1	0	1	1	0	0	V _{DD} /256 × 2 (all channels)
to												
1	1	1	1	1	1	1	0	1	1	0	0	V _{DD} /256 × 254 (all channels)
1	1	1	1	1	1	1	1	1	1	0	0	V _{DD} /256 × 255 (all channels)
×	×	×	×	×	×	×	×	1	1	0	1	Hi-Z (I/O expander state)*
×	×	×	×	×	×	×	×	1	1	1	0	Reset (state when power is ON)
×	×	×	×	×	×	×	×	1	1	1	1	Don't Care


- ×: Don't care *: Hi-Z output on all channels of AO₅ through AO₁₂
 - D/A Converter (Channel select = "0001" to "1100")

DF	DE	DD	DC	DB	DA	D9	D8	D7	D6	D5	D4	Analog output voltage level
0	0	0	0	0	0	0	0	0	0	0	0	GND
0	0	0	0	0	0	0	1	0	0	0	0	V _{DD} /256 × 1
0	0	0	0	0	0	1	0	0	0	0	0	Vpb/256 × 2
0	0	0	0	0	0	1	1	0	0	0	0	Vpb/256 × 3
to												
1	1	1	1	1	1	0	1	0	0	0	0	V _{DD} /256 × 253
1	1	1	1	1	1	1	0	0	0	0	0	Vpb/256 × 254
1	1	1	1	1	1	1	1	0	0	0	0	V _{DD} /256 × 255
×	×	×	×	×	×	×	×	0	0	0	1	Hi-Z (I/O expander state)*
×	×	×	×	×	×	×	×	0	0	1	0	Don't Care
to	Don't Care											
×	×	×	×	×	×	×	×	1	1	1	1	Don't Care

×: Don't care *: Only AO₅ through AO₁₂ output is valid

I/O Expander [Channel select = "1101"]: Serial → Parallel Conversion
 Performs parallel conversion of data bits D4 to DF for output on pins D₀ to D₁₁.
 Note that only those pins designated for output in the ESR (expander status register) are output.

Shift register




I/O Expander [Channel select = "1110"]: Parallel → Serial Conversion

Writes data from Do to D11 pins to bits D4 to DF in the shift register.

Data is output to the SO pin on the shift clock (CLK) signal (The first 4 bits output data D0 to D3, so the converted output should be read as data bits 5 through 16.).


Note that the data value is "0" for pins designated for output in the ESR (expander status register) as well as analog output pins.

Shift register



• Expander Status Register [Channel select = "1111"]

Shift register



This register sets the status of each pin.

Setting	Pin status
"0"	 Input standby status (Hi-Z output) D₁₁ to D₄ pins used for analog output should be set to "0."
"1"	Output state

Note: After power VccD is turned on, the state of pins and registers is as follows.

Pin	State
AO ₁ to AO ₄	"L" output
D ₁₁ /AO ₅ to D ₄ /AO ₁₂	Hi-Z state (input state)
D ₃ to D ₀	Hi-Z state (input state)

Register	State
Shift register	Bits DF to D8 are "0," and D7 to D0 are not defined (retain prior state).
D/A register	All reset to "0."
Parallel output register	Not defined (retain prior state).
Expander status register (ESR)	All reset to "0."

- ESR settings have priority in determining pin states. Switching between input standby state and analog output state is enabled even when the ESR value is "1." When the ESR value returns to "0", the pin returns to its previously defined state.
- In input standby state with AO set for Hi-Z output, the AO output setting can be used for transition to AO output state.

■ ABSOLUTE MAXIMUM RATINGS

Davamatar	Cumbal	Conditions	Ra	ting	l lni4
Parameter	Symbol	Conditions	Min.	Max.	Unit
	VccA		-0.3	+7.0	V
Power supply voltage	VccD	Based on GND (Ta = +25°C)	-0.3	VccA*	V
	V _{DD}	(14 125 5)	-0.3	VccA*	V
Input voltage 1	Vin1	SI, CLK, CS ,	-0.3	VccD + 0.3	V
Output voltage 1	Vout1	SO, D ₀ to D ₃	-0.3	VccD + 0.3	V
Input voltage 2	Vin2	D4 to D11	-0.3	VccA + 0.3	V
Output voltage 2	Vout2	D4 (0 D11	-0.3	VccA + 0.3	V
Power consumption	Po	_	_	250	mW
Operating temperature	Та	_	-20	+85	°C
Storage temperature	T _{stg}	_	-55	+150	°C

^{*:} $VccA \ge VccD$, $VccA \ge Vdd$

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Conditions			Unit		
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Ollit	
	VccA	_	4.5	5.0	5.5	V	
Davier aventy valtage	VccD	VccA ≧ VccD	2.7	_	VccA	٧	
Power supply voltage	V _{DD}	$V_{CC}A \geqq V_{DD}$	2.0	_	VccA	٧	
	GND	_	_	0	_	V	
Analog autout augent	IAL	Source current	_	_	1.0	mA	
Analog output current	І АН	Sink current	_	_	1.0	mA	
Oscillation limit output capacity	Соь	_	_	_	1.0	μF	
Operation temperature	Та	_	-20	_	+85	°C	

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

■ ELECTRICAL CHARACTERISTIC

1. DC Characteristics

(1) Digital section

 $(VccD \le VccA, Ta = -20^{\circ}C \text{ to } +85^{\circ}C)$

Davamatar	Cumbal	Din nama	Conditions		Value		11:4:4
Parameter	Symbol	Pin name	Conditions	Min.	Тур.	Max.	Unit
Power supply voltage	VccD		_	2.7	5.0	5.5	V
Power supply current	IccD	VccD	CLK =1 MHz, (Unloaded)		0.2	0.5	mA
Standby current	IccS	V 00.D	CLK, SI, \overline{CS} Stop V _{in} = VccD or GND	-10	_	+10	μΑ
Input leak current	IILK1		Vin = 0 to VccD	-10	_	+10	μΑ
"L" lovel input veltage	V _{IH1}	CL <u>K,</u> SI, CS,	$VccD \ge 4.0 V$	$0.5 \times VccD$		_	٧
"H" level input voltage	V IH1	D ₀ to D ₃	VccD < 4.0 V	2.0	_	_	V
"L" level input voltage	V _{IL1}		_	_	_	0.2 × VccD	V
High-impedance leak current	Іоск	SO	Vin = 0 to VccD	-10	_	+10	μА
"H" level output voltage	V _{OH1}	SO,	Iон = −0.4 mA	VccD-0.4	_	_	V
"L" level output voltage	V _{OL1}	D ₀ to D ₃	IoL = 2.5 mA	_	_	0.4	V

(2) D/A converter section

 $(VccA = 5 V \pm 10\%, Ta = -20^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Pin name	Conditions		Unit		
Parameter	Symbol	riii name	Conditions	Min.	Тур.	Max.	Onit
Power supply voltage	V _{DD}	V _{DD}	$V_{DD} \leqq V_{CC}A$	2.0	5.0	5.5	V
Power supply current	IDD		$V_{DD} \leqq V_{CC}A$	_	1.2	2.5	mA
Resolution	Res		Unload	_	8	_	bits
Monotonic increase	Rem	AO ₁ to AO ₁₂	$V_{DD} = V_{CC}A - 0.1 V$	_	8	_	bits
Nonlinearity error	LE		Digital value: #06	-1.5	_	+1.5	LSB
Differential linearity error	DLE		to #FF	-1.0		+1.0	LSB

Nonlinearity error: Deviation (error) in input/output


curves with respect to an ideal straight line connecting output voltage at "06" and output voltage

at "FF."

Differential linearity error:

Deviation (error) in amplification with respect to theoretical increase in amplification per 1-bit increase in

digital value.



Note: The value of VaoH and Vdd, and the value of VaoL and GND are not necessarily equivalent.

(3) Operational Amplifier/Analog output section

 $(V_{DD} = V_{CC}A = 5.0 \text{ V}, Ta = -20^{\circ}\text{C to } +85^{\circ}\text{C})$

Danamatan	Comple at	D:	O a malitia ma	Value			
Parameter	Symbol	Pin name	Conditions	Min.	Тур.	Max.	Unit
Power supply voltage	Vcca		_	4.5	5.0	5.5	V
Power supply current	ICCA	VccA	#80 setting (Unloaded)	_	1.0	3.7	mA
Input leak current	IILK2		Vin = 0 to VccA	-10	_	+10	μΑ
"H" level digital input voltage	V _{IH2}		_	0.5 × VccA	_	_	V
"L" level digital input voltage	V _{IL2}	D4 to D11	_	_	_	0.2 × VccA	V
"H" level digital output voltage	V _{OH2}		Iон = −0.4 mA	VccA - 0.4	_	_	V
"L" level digital output voltage	V _{OL2}	_	IoL = 2.5 mA	_	_	0.4	V
Analog output minimum voltage 1	V _A OL1		I _{AL} = 0 A #00 setting	GND	_	0.1	V
Analog output minimum voltage 2	V _{AOL2}		I _{AL} = 0.5 mA #00 setting	-0.2	GND	0.2	V
Analog output minimum voltage 3	Vaol3	AO ₁ to AO ₁₂	I _{AH} = 0.5 mA #00 setting	GND	_	0.2	V
Analog output minimum voltage 4	V _{AOL4}		I _{AL} = 1.0 mA #00 setting	-0.3	GND	0.3	V
Analog output minimum voltage 5	V _{AOL5}		I _{AH} = 1.0 mA #00 setting	GND	_	0.3	V
Analog output maximum voltage 1	V _{AOH1}		IAL = 0 A #FF setting	VccA - 0.1	_	VccA	V
Analog output maximum voltage 2	V _{AOH2}		I _{AL} = 0.5 mA #FF setting	VccA - 0.2	_	VccA	V
Analog output maximum voltage 3	Vаонз		I _{AH} = 0.5 mA #FF setting	VccA - 0.2	VccA	VccA+0.2	V
Analog output maximum voltage 4	V _{AOH4}		I _{AL} = 1.0 mA #FF setting	VccA - 0.3		VccA	V
Analog output maximum voltage 5	V _{AOH5}		I _{AH} = 1.0 mA #FF setting	VccA - 0.3	VccA	VccA+0.3	V

Note: IAH: Analog output sink current IAL: Analog output source current

2. AC Characteristics

• For operation at VccD = 5.0 V

$$(V_{DD} = V_{CC}A = 5.0 \text{ V}, Ta = -20^{\circ}\text{C to } +85^{\circ}\text{C})$$


Domester.	Symbol	0	Value			1114
Parameter		Conditions	Min.	Тур.	Max.	Unit
Clock "L" level pulse width	t ckl	_	200	_	_	ns
Clock "H" level pulse width	t ckH	_	200	_	_	ns
Clock rise time	t Cr	_	_	_	200	ns
Clock fall time	t Cf	_	_	_	200	ns
Serial input setup time	t ssu	_	30	_	_	ns
Serial input hold time	t shd	_	60	_	_	ns
Serial output delay time	tsod	See "Load condition 1"	0	80	170	ns
CS input setup time	t csu	_	100	_	_	ns
CS hold time	t ccH	_	200	_	_	ns
CS "H" level hold time	t csH	_	100	_	_	ns
Data output enable time	tso	_	_	_	200	ns
Data output float time	tsoz	_	_	_	200	ns
Parallel input setup time	t PSU	_	30	_	_	ns
Parallel input hold time	t PHD	_	60	_	_	ns
Parallel output delay time	t POD	See "Load condition 1"	_	100	170	ns
Analog output delay time	t AOD	See "Load condition 2"	_	30	100	μs
Power supply rise time	t R	_	_	_	50	ms
Power-on reset non-startup power supply variation	ΔVR	_	-10	_	10	V/μs

• For operation at VccD = 3.0 V *1


$$(VccD = 3.0 \text{ V}, Ta = -20^{\circ}\text{C to } +85^{\circ}\text{C})$$

Parameter	Symbol	Conditions	Value			Unit
Farameter			Min.	Тур.	Max.	Onit
Serial output delay time	tsod	See "Load condition 1"*2	0	120	300	ns
Parallel output delay time	t POD	See "Load condition 2"*3		120	300	ns


- *1: Items not listed are identical to characteristics for VccD = 5.0 V.
- *2: Cascade connection enabled at 1.5 MHz.
- *3: Applied to D0 to D3 operating at VccD.



• Input/Output Timing (CS method)




• Power Supply Timing




3. Analog Output Noise Characteristic

$$(V_{DD} = V_{CC}D = V_{CC}A = 5.0 \text{ V}, Ta = +25^{\circ}C)$$


Parameter	Symbol	Conditions	Measurement	Value			Unit
Parameter	Symbol	Conditions	condition	Min.	Тур.	Max.	Onit
Digital supply noise reduction ratio	Psrd	f _{NOISE} = 1 kHz	1	_	_	20	dB
Analog supply noise reduction ratio	Psra	f _{NOISE} = 1 kHz	1	_	_	20	dB
D/A supply noise reduction ratio	P _{SRDA}	f _{NOISE} = 1 kHz	1	_	_	0	dB
Operating noise	V _{N1}	 During serial transfer During analog operation During Hi-Z commands. See "Operating Noise V_{N1}." 	2	-30	_	30	mV
I/O expander operating noise 1	V _{N2}	 Serial → parallel conversion See "I/O Expander Operating Noise 1 V_{N2}." During digital-only pin operation • During parallel → serial conversion • ESR setting During digital input/digital output switching 	2	-30	_	30	mV
I/O expander operating noise 2	Vnз	 During serial → parallel conversion See "I/O Expander Operating Noise 2 V_{N3}." During digital/analog capable pin operation ESR setting During digital output/digital output switching 	2	-0.1	_	0.1	V



• Analog Output Noise Description




(Continued)



■ DATA INPUT/OUTPUT TIMING

MB88146A Data Input/Output Timing (Serial Bus Format)


D/A converter operation, and I/O expander (serial → parallel conversion) operation, and ESR writing operation.



Data input is enabled at the falling edge of the \overline{CS} signal. 16-bit data is input, and the shift register command is executed at the rising edge of \overline{CS} .

In D/A converter operation, the analog output selected at the rising edge of \overline{CS} is the conversion result. In serial \rightarrow parallel conversion, the digital output selected at the rising edge of \overline{CS} is the conversion result. In ESR write operation, ESR data is set and pin status determined at the rising edge of \overline{CS} .

I/O expander (parallel → serial conversion) operation



Data input is enabled at the falling edge of the \overline{CS} signal. 16-bit data (parallel \rightarrow serial conversion commands) is input and commands accepted at the rising edge of \overline{CS} . At the falling edge of \overline{CS} , data from the parallel input is loaded into bits D4 to DF of the shift register, and output from the SO pin timed to the falling edge of the CLK signal.

■ USAGE PRECAUTIONS

1. Preventing Latch-Up

A condition known as "latch-up" may occur when the input or output pins of a CMOS IC device are exposed to voltages higher then VccD or VccA or lower than GND voltage, or when voltages are applied to the device in excess of rated values for VccD, VccA, or Vpd to GND voltages. Latchup produces a rapid increase in power supply current, and may result in thermal destruction of elements. Users should take sufficient precautions to ensure that absolute maximum ratings are not exceeded at any time during use.

2. Power Supply Pins


The power supply should be connected to the VccD, VccA, VDD, and GND terminals of the MB88146A with as low an impedance as possible.


In addition, it is recommended that ceramic capacitors or approximately 0.1 μ F be connected as bypass capacitors between the VccD, VccA, and VpD terminals and the GND terminals.

■ ORDERING INFORMATION

Part number	Package	Remarks
MB88146AP	24-pin Plastic DIP (DIP-24P-M02)	
MB88146APFV	24-pin Plastic SSOP (FPT-24P-M03)	

■ PACKAGE DIMENSIONS





FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices

KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan

Tel: 81(44) 754-3763 Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC.

Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9811

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.