

### **Enhanced 8-bit MCU with CAN controller and Flash**

#### 1. Description

The T89C51CC01 is member of the C51 X2 family of 8-bit microcontrollers dedicated to CAN network applications.

While remaining fully compatible with the 80C51 it offers a superset of this standard microcontroller. In X2 mode a maximum external clock rate of 20 MHz reaches a 300 ns cycle time.

Besides the Full CAN controller T89C51CC01 provides 32k Bytes of Flash memory including In-System-Programming (ISP), 2Kbytes Boot Flash Memory, 2 Kbytes EEPROM and 1.2Kbyte RAM.

Primary attention is payed to the reduction of the electromagnetic emission of T89C51CC01.


#### 2. Features

- 80C51 core architecture:
  - 256 bytes of on-chip RAM
  - 1Kbytes of on-chip XRAM
  - 32 Kbytes of on-chip Flash memory
  - 2 Kbytes of on-chip Flash for Bootloader
  - 2 Kbytes of on-chip EEPROM
  - 14-source 4-level interrupt
  - Three 16-bit timer/counter
  - Full duplex UART compatible 80C51
  - maximum crystal frequency 33 MHz. In X2 mode, 20 MHz
  - Five ports: 32 + 2 digital I/O lines
  - Five channel 16-bit PCA with:
    - PWM (8-bit)
    - High-speed output
    - Timer and edge capture
  - Double Data Pointer
  - 21 bit watchdog timer (including 7 programmable bits)
- A 10-bit resolution analog to digital converter (ADC) with 8 multiplexed inputs
- Full CAN controller:
  - Fully compliant with CAN standard rev 2.0 A and 2.0 B
  - Optimized structure for communication management (via SFR)
  - 15 independent channel handling including:
    - Each channel programmable on transmission or reception
    - individual tag and mask filters up to 29 bit identifier/channel

- 8 byte cyclic data register (FIFO)/channel
- 16 bit status & control register/channel
- 16 bit Time-Stamping register/channel
- CAN specification 2.0 part A or 2.0 part B programmable/ channel
- Access to channel control and data register via SFR
- Programmable reception buffer lenght up to 15 channels
- Priority management of reception of hits on several channels at the same time (Basic CAN Feature)
- Priority management for transmission
- Channel overrun interrupt
- Supports Time Triggered Communication.
- Autobaud and Listening mode
- Automatic reply mode programmable
- 1 Mbit/s maximum transfer rate at 8MHz Cristal frequency in X2 mode
- Readable error counters
- Programmable link to on-chip Timer for Time Stamping and Network synchronization
- Independent baud rate prescaler
- Data, Remote, Error and overload frame handling
- On-chip emulation Logic (enhanced Hook system)
- Power saving modes:
  - Idle mode
  - Power down mode
- Power supply: 5Vor 3V +/- 10%
- Temperature range: Industrial (-40 to +85C)
- Packages: TQFP44, PLCC44, CA-BGA64




#### 3. Block Diagram




(1): 8 analog Inputs / 8 Digital I/O (2): 2-Bit I/O Port



#### 4. Pin Configuration







**CA-BGA64** Top View



#### Table 1. Pin Description

Pin Name	Туре	Description
VSS	GND	Circuit ground potential.
VCC		Supply voltage during normal, idle, and power-down operation.
VAREF		Reference Voltage for ADC
VAGND		Reference Ground for ADC
P0.0:7	I/O	<ul> <li>Port 0:</li> <li>is an 8-bit open drain bi-directional I/O port. Port 0 pins that have 1's written to them float, and in this state can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external Program and Data Memory. In this application it uses strong internal pullups when emitting 1's.</li> <li>Port 0 also outputs the code bytes during program validation in CANARY. External pull-ups are required during program verification.</li> <li>In the T89C51CC01 Port 0 can sink or source 5mA. It can drive CMOS inputs without external pull-ups.</li> </ul>
P1.0:7	I/O	<ul> <li>Port 1: is an 8-bit bi-directional I/O port with internal pull-ups. Port 1 pins can be used for digital input/output or as analog inputs for the Analog Digital Converter (ADC). Port 1 pins that have 1's written to them are pulled high by the internal pull-up transistors and can be used as inputs in this state. As inputs, Port 1 pins that are being pulled low externally will be the source of current (IIL, on the datasheet) because of the internal pull-ups. Port 1 pins are assigned to be used as analog inputs via the ADCCF register. As a secondary digital function, port 1 contains the Timer 2 external trigger and clock input; the PCA external clock input channel 0, External clock input for Timer/counter2.</li> <li>P1.0 / AN0 / T2 Analog input channel 1, Trigger input for Timer/counter2.</li> <li>P1.1 / AN1 / T2EX Analog input for Timer/counter2.</li> <li>P1.2 / AN2 / ECI Analog input channel 3, PCA module 0 Entry of input/PWM output.</li> <li>P1.3 / AN3 / CEX0 Analog input channel 4, PCA module 0 Entry of input/PWM output.</li> <li>P1.4 / AN4 / CEX1 Analog input channel 5, PCA module 1 5, PCA module 2 Entry of input/PWM output.</li> <li>P1.5 / AN5 / CEX2 Analog input channel 6, PCA module 2 Entry of input/PWM output.</li> <li>P1.7 / AN7 / CEX4 Analog input channel 7, PCA module 2 Entry of input/PWM output.</li> <li>P1.7 / AN7 / CEX4 Analog input channel 7, PCA module 4 Entry of input/PWM output.</li> <li>P1.7 / AN7 / CEX4 Analog input channel 7, PCA module 4 Entry of input/PWM output.</li> <li>P1.7 / AN7 / CEX4 Analog input channel 7, PCA module 4 Entry of input/PWM output.</li> <li>P1.7 / AN7 / CEX4 Analog input channel 7, PCA module 4 Entry of input/PWM output.</li> <li>P0.7 / AN7 / CEX4 Analog input channel 7, PCA module 4 Entry of input/PWM output.</li> </ul>
P2.0:7	I/O	Port 2: Is an 8-bit bi-directional I/O port with internal pull-ups. Port 2 pins that have 1's written to them are pulled high by the internal pull-ups and can be used as inputs in this state. As inputs, Port 2 pins that are being pulled low externally will be a source of current (IIL, on the datasheet) because of the internal pull-ups. Port 2 emits the high-order address byte during accesses to the external Program Memory and during accesses to external Data Memory that uses 16-bit addresses (MOVX @DPTR). In this application it uses strong internal pullups when emitting 1's. During accesses to external Data Memory that use 8 bi addresses (MOVX @Ri), Port 2 transmits the contents of the P2 special function register. It also receives high-order addresses and control signals during program validation. In the T89C51CC01 Port 2 can sink or source 5mA. It can drive CMOS inputs without external pull-ups



Pin Name	Туре	Description
P3.0:7	I/O	<ul> <li>Port 3: Is an 8-bit bi-directional I/O port with internal pull-ups. Port 3 pins that have 1's written to them are pulled high by the internal pull-up transistors and can be used as inputs in this state. As inputs, Port 3 pins that are being pulled low externally will be a source of current (IIL, on the datasheet) because of the internal pull-ups. The output latch corresponding to a secondary function must be programmed to one for that function to operate (except for TxD and WR). The secondary functions are assigned to the pins of port 3 as follows:</li> <li>P3.0 / RxD: Receiver data input (asynchronous) or data input/output (synchronous) of the serial interface P3.1 / TxD: Transmitter data output (asynchronous) or clock output (synchronous) of the serial interface P3.2 / INTO: External interrupt 0 input / timer 0 gate control input P3.3 / INTT1: External interrupt 1 input / timer 1 gate control input P3.4 / T0: Timer 0 counter input P3.5 / T1: Timer 1 counter input P3.6 / WR: External Data Memory write strobe; latches the data byte from port 0 into the external data memory P3.7 / RD: External Data Memory read strobe; Enables the external data memory. In the T89C51CC01 Port 3 can sink or source 5mA. It can drive CMOS inputs without external pull-ups.</li> </ul>
P4.0:1	I/O	<ul> <li>Port 4: Is an 2-bit bi-directional I/O port with internal pull-ups. Port 4 pins that have 1's written to them are pulled high by the internal pull-ups and can be used as inputs in this state. As inputs, Port 4 pins that are being pulled low externally will be a source of current (IIL, on the datasheet) because of the internal pull-up transistor. The output latch corresponding to a secondary function RxDC must be programmed to one for that function to operate. The secondary functions are assigned to the two pins of port 4 as follows:</li> <li>P4.0 / TxDC: Transmitter output of CAN controller</li> <li>P4.1 / RxDC: Receiver input of CAN controller. In the T89C51CC01 Port 3 can sink or source 5mA. It can drive CMOS inputs without external pull-ups.</li> </ul>



Pin Name	Туре	Description
RESET	I/O	Reset: A high level on this pin during two machine cycles while the oscillator is running resets the device. An internal pull-down resistor to VSS permits power-on reset using only an external capacitor to VCC.
ALE	0	ALE: An Address Latch Enable output for latching the low byte of the address during accesses to the external memory. The ALE is activated every 1/6 oscillator periods (1/3 in X2 mode) except during an external data memory access. When instructions are executed from an internal FLASH ( $\overline{EA} = 1$ ), ALE generation can be disabled by the software.
PSEN	0	<b>PSEN:</b> The Program Store Enable output is a control signal that enables the external program memory of the bus during external fetch operations. It is activated twice each machine cycle during fetches from the external program memory. (However, when executing outside of the external program memory two activations of PSEN are skipped during each access to the external Data memory). The PSEN is not activated during fetches from the internal data memory.
EA	I	<b>EA:</b> When External Access is held at the high level, instructions are fetched from the internal FLASH when the program counter is less then 8000H. When held at the low level, CANARY fetches all instructions from the external program memory.
XTAL1	I	XTAL1: Input of the inverting oscillator amplifier and input of the internal clock generator circuits. To drive the device from an external clock source, XTAL1 should be driven, while XTAL2 is left unconnected. To operate above a frequency of 16 MHz, a duty cycle of 50% should be maintained.
XTAL2	О	XTAL2: Output from the inverting oscillator amplifier.



#### 4.1. I/O Configurations


Each Port SFR operates via type-D latches, as illustrated in Figure 1 for Ports 3 and 4. A CPU "write to latch" signal initiates transfer of internal bus data into the type-D latch. A CPU "read latch" signal transfers the latched Q uotput onto the internal bus. Similarly, a "read pin" signal transfers the logical level of the Port pin. Some Port data instructions activate the "read latch" signal while others activate the "read pin" signal. Latch instructions are referred to as Read-Modify-Write instructions. Each I/O line may be independently programmed as input or output.

#### 4.2. Port 1, Port 3 and Port 4

Figure 1 shows the structure of Ports 1 and 3, which have internal pull-ups. An external source can pull the pin low. Each Port pin can be configured either forgeneral-purpose I/O or for its alternate input output function.

To use a pin for general-purpose output, set or clear the corresponding bit in the Px register (x=1,3 or 4). To use a pin for general purpose input, set the bit in the Px register. This turns off the output FET drive.

To configure a pin for its alternate function, set the bit in the Px register. When the latch is set, the "alternate output function" signal controls the output level (see Figure 1). The operation of Ports 1, 3 and 4 is discussed further in "quasi-Bidirectional Port Operation" paragraph.



NOTE:


1. The internal pull-up can be disabled on P1 when analog function is selected. Figure 1. Port 1, Port 3 and Port 4 Structure

#### 4.3. Port 0 and Port2

Ports 0 and 2 are used for general-purpose I/O or as the external address/data bus. Port 0, shown in Figure 2, differs from the other Ports in not having internal pull-ups. Figure 3 shows the structure of Port 2. An external source can pull a Port 2 pin low.


To use a pin for general-purpose output, set or clear the corresponding bit in the Px register (x=0 or 2). To use a pin for general purpose input, set the bit in the Px register to turn off the output driver FET.






#### NOTE:

- 1. Port 0 is precluded from use as general purpose I/O Ports when used as address/data bus drivers.
- 2. Port 0 internal strong pull-ups assist the logic-one output for memory bus cycles only. Except for these bus cycles, the pull-up FET is off, Port 0 outputs are open-drain.





#### NOTE:

1. Port 2 is precluded from use as general purpose I/O Ports when as address/data bus drivers.

2. Port 2 internal strong pull-ups FET (P1 in FiGURE) assist the logic-one output for memory bus cyle.

#### Figure 3. Port 2 Structure

When Port 0 and Port 2 are used for an external memory cycle, an internal control signal switches the outputdriver input from the latch output to the internal address/data line.



#### 4.4. Read-Modify-Write Instructions

Some instructions read the latch data rather than the pin data. The latch based instructions read the data, modify the data and then rewrite the latch. These are called "Read-Modifiy-Write" instructions. Below is a complete list of these special instructions (see Table 2). When the destination operand is a Port or a Port bit, these instructions read the latch rather than the pin:

Instruction	Description	Example
ANL	logical AND	ANL P1, A
ORL	logical OR	ORL P2, A
XRL	logical EX-OR	XRL P3, A
JBC	jump if bit $= 1$ and clear bit	JBC P1.1, LABEL
CPL	complement bit	CPL P3.0
INC	increment	INC P2
DEC	decrement	DEC P2
DJNZ	decrement and jump if not zero	DJNZ P3, LABEL
MOV Px.y, C	move carry bit to bit y of Port x	MOV P1.5, C
CLR Px.y	clear bit y of Port x	CLR P2.4
SET Px.y	set bit y of Port x	SET P3.3

Table 2. Read-Modify-Write Instructions

It is not obvious the last three instructions in this list are Read-Modify-Write instructions. These instructions read the port (all 8 bits), modify the specifically addressed bit and write the new byte back to the latch. These Read-Modify-Write instructions are directed to the latch rather than the pin in order to avoid possible misinterpretation of voltage (and therefore, logic)levels at the pin. For example, a Port bit used to drive the base of an external bipolar transistor can not rise above the transistor's base-emitter junction voltage (a value lower than VIL). With a logic one written to the bit, attemps by the CPU to read the Port at the pin are misinterpreted as logic zero. A read of the latch rather than the pins returns the correct logic-one value.

#### 4.5. Quasi-Bidirectional Port Operation


Port 1, Port 2, Port 3 and Port 4 have fixed internal pull-ups and are referred to as "quasi-bidirectional" Ports. When configured as an input, the pin impedance appears as logic one and sources current in response to an external logic zero condition. Port 0 is a "true bidirectional" pin. The pins float when configured as input. Resets write logic one to all Port latches. If logical zero is subsequently written to a Port latch, it can be returned to input condions by a logical one written to the latch.

#### NOTE:

Port latch values change near the end of Read-Modify-Write instruction cycles. Output buffers (and therefore the pin state) update early in the instruction after Read-Modify-Write instruction cycle.

Logical zero-to-one transitions in Port 1, Port 2, Port 3 and Port 4 use an additional pull-up (p1) to aid this logic transition see Figure. This increases switch speed. This extra pull-up sources 100 times normal internal circuit current during 2 oscillator clock periods. The internal pull-ups are field-effect transistors rather than linear resistors. Pull-ups consist of three p-channel FET (pFET) devices. A pFET is on when the gate senses logical zero and off when the gate senses logical one. pFET #1 is turned on for two oscillator periods immediately after a zero-to-one transition in the Port latch. A logical one at the Port pin turns on pFET #3 (a weak pull-up) through the inverter. This inverter and pFET pair form a latch to drive logical one. pFET #2 is a very weak pull-up switched on whenever the associated nFET is switched off. This is traditional CMOS switch convention. Current strengths are 1/10 that of pFET #3.





#### NOTE:

1. Port 2 p1 assists the logic-one output for memory bus cycles.

Figure 4. Internal Pull-Up Configurations





#### 5. SFR Mapping

The Special Function Registers (SFRs) of the T89C51CC01 fall into the following categories:

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
ACC	E0h	Accumulator								
В	F0h	B Register								
PSW	D0h	Program Status Word								
SP	81h	Stack Pointer LSB of SPX								
DPL	82h	Data Pointer Low byte LSB of DPTR								
DPH	83h	Data Pointer High byte MSB of DPTR								

#### Table 3. C51 Core SFRs

#### Table 4. I/O Port SFRs

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
P0	80h	Port 0								
P1	90h	Port 1								
P2	A0h	Port 2								
P3	B0h	Port 3								
P4	C0h	Port 4 (x2)								

#### Table 5. Timers SFRs

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
TH0	8Ch	Timer/Counter 0 High byte								
TL0	8Ah	Timer/Counter 0 Low byte								
TH1	8Dh	Timer/Counter 1 High byte								
TL1	8Bh	Timer/Counter 1 Low byte								
TH2	CDh	Timer/Counter 2 High byte								
TL2	CCh	Timer/Counter 2 Low byte								
TCON	88h	Timer/Counter 0 and 1 control	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
TMOD	89h	Timer/Counter 0 and 1 Modes	GATE1	C/T1#	M11	M01	GATE0	C/T0#	M10	M00
T2CON	C8h	Timer/Counter 2 control	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2#	CP/RL2#
T2MOD	C9h	Timer/Counter 2 Mode	-	-	-	-	-	-	T2OE	DCEN
RCAP2H	CBh	Timer/Counter 2 Reload/Capture High byte								
RCAP2L	CAh	Timer/Counter 2 Reload/Capture Low byte								
WDTRST	A6h	WatchDog Timer Reset								
WDTPRG	A7h	WatchDog Timer Program	-	-	-	-	-	S2	S1	<b>S</b> 0

#### Table 6. Serial I/O Port SFRs

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
SCON	98h	Serial Control	FE/SM0	SM1	SM2	REN	TB8	RB8	TI	RI
SBUF	99h	Serial Data Buffer								
SADEN	B9h	Slave Address Mask								



Mnemonic	Add	Name	7	6	5	4	3	2	1	0
SADDR	A9h	Slave Address								

#### Table 7. PCA SFRs

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
CCON	D8h	PCA Timer/Counter Control	CF	CR	-	CCF4	CCF3	CCF2	CCF1	CCF0
CMOD	D9h	PCA Timer/Counter Mode	CIDL	WDTE	-	-	-	CPS1	CPS0	ECF
CL	E9h	PCA Timer/Counter Low byte								
СН	F9h	PCA Timer/Counter High byte								
CCAPM0	DAh	PCA Timer/Counter Mode 0		ECOM0	CAPP0	CAP0	MAT0	TOG0	PWM0	ECCF0
CCAPM1	DBh	PCA Timer/Counter Mode 1		ECOM1	CAPP1	CAP1	MAT1	TOG1	PWM1	ECCF1
CCAPM2	DCh	PCA Timer/Counter Mode 2	-	ECOM2	CAPP2	CAP2	MAT2	TOG2	PWM2	ECCF2
CCAPM3	DDh	PCA Timer/Counter Mode 3		ECOM3	CAPP3	CAP3	MAT3	TOG3	PWM3	ECCF3
CCAPM4	DEh	PCA Timer/Counter Mode 4		ECOM4	CAPP4	CAP4	MAT4	TOG4	PWM4	ECCF4
CCAP0H	FAh	PCA Compare Capture Module 0 H	CCAP0H7	CCAP0H6	CCAP0H5	CCAP0H4	CCAP0H3	CCAP0H2	CCAP0H1	CCAP0H0
CCAP1H	FBh	PCA Compare Capture Module 1 H	CCAP1H7	CCAP1H6	CCAP1H5	CCAP1H4	CCAP1H3	CCAP1H2	CCAP1H1	CCAP1H0
CCAP2H	FCh	PCA Compare Capture Module 2 H	CCAP2H7	CCAP2H6	CCAP2H5	CCAP2H4	CCAP2H3	CCAP2H2	CCAP2H1	CCAP2H0
CCAP3H	FDh	PCA Compare Capture Module 3 H	CCAP3H7	CCAP3H6	CCAP3H5	CCAP3H4	CCAP3H3	CCAP3H2	CCAP3H1	CCAP3H0
CCAP4H	FEh	PCA Compare Capture Module 4 H	CCAP4H7	CCAP4H6	CCAP4H5	CCAP4H4	CCAP4H3	CCAP4H2	CCAP4H1	CCAP4H0
CCAP0L	EAh	PCA Compare Capture Module 0 L	CCAP0L7	CCAP0L6	CCAP0L5	CCAP0L4	CCAP0L3	CCAP0L2	CCAP0L1	CCAP0L0
CCAP1L	EBh	PCA Compare Capture Module 1 L	CCAP1L7	CCAP1L6	CCAP1L5	CCAP1L4	CCAP1L3	CCAP1L2	CCAP1L1	CCAP1L0
CCAP2L	ECh	PCA Compare Capture Module 2 L	CCAP2L7	CCAP2L6	CCAP2L5	CCAP2L4	CCAP2L3	CCAP2L2	CCAP2L1	CCAP2L0
CCAP3L	EDh	PCA Compare Capture Module 3 L	CCAP3L7	CCAP3L6	CCAP3L5	CCAP3L4	CCAP3L3	CCAP3L2	CCAP3L1	CCAP3L0
CCAP4L	EEh	PCA Compare Capture Module 4 L	CCAP4L7	CCAP4L6	CCAP4L5	CCAP4L4	CCAP4L3	CCAP4L2	CCAP4L1	CCAP4L0

#### Table 8. Interrupt SFRs

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
IE0	A8h	Interrupt Enable Control 0	EA	AC	ET2	ES	ET1	EX1	ET0	EX0
IE1	E8h	Interrupt Enable Control 1	-	-	-	-	-	ETIM	EADC	ECAN
IPL0	B8h	Interrupt Priority Control Low 0	-	PPC	PT2	PS	PT1	PX1	PT0	PX0
IPH0	B7h	Interrupt Priority Control High 0	-	PPCH	PT2H	PSH	PT1H	PX1H	PT0H	PX0H
IPL1	F8h	Interrupt Priority Control Low 1	-	-	-	-	-	POVRL	PADCL	PCANL
IPH1	F7h	Interrupt Priority Control High1	-	-	-	-	-	POVRH	PADCH	PCANH

#### Table 9. ADC SFRs

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
ADCON	F3h	ADC Control	-	PSIDLE	ADEN	ADEOC	ADSST	SCH2	SCH1	SCH0
ADCF	F6h	ADC Configuration	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
ADCLK	F2h	ADC Clock	-	-	-	PRS4	PRS3	PRS2	PRS1	PRS0
ADDH	F5h	ADC Data High byte	ADAT9	ADAT8	ADAT7	ADAT6	ADAT5	ADAT4	ADAT3	ADAT2
ADDL	F4h	ADC Data Low byte	-	-	-	-	-	-	ADAT1	ADAT0

#### Table 10. CAN SFRs

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
CANGCON	ABh	CAN General Control	ABRQ	OVRQ	TTC	SYNCTTC	AUT- BAUD	TEST	ENA	GRES
CANGSTA	AAh	CAN General Status	-	OVFG	-	TBSY	RBSY	ENFG	BOFF	ERRP
CANGIT	9Bh	CAN General Interrupt	CANIT	-	OVRTIM	OVRBUF	SERG	CERG	FERG	AERG
CANBT1	B4h	CAN Bit Timing 1	-	BRP5	BRP4	BRP3	BRP2	BRP1	BRP0	-
CANBT2	B5h	CAN Bit Timing 2	-	SJW1	SJW2	-	PRS2	PRS1	PRS0	-

	mei
	B
WIREL	.ESS & μC

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
CANBT3	B6h	CAN Bit Timing 3	-	PHS22	PHS21	PHS20	PHS12	PHS11	PHS10	SMP
CANEN1	CEh	CAN Enable Channel byte 1	-	ENCH14	ENCH13	ENCH12	ENCH11	ENCH10	ENCH9	ENCH8
CANEN2	CFh	CAN Enable Channel byte 2	ENCH7	ENCH6	ENCH5	ENCH4	ENCH3	ENCH2	ENCH1	ENCH0
CANGIE	C1h	CAN General Interrupt Enable	-	-	ENRX	ENTX	ENER	ENBUF	-	-
CANIE1	C2h	CAN Interrupt Enable Channel byte 1	-	IECH14	IECH13	IECH12	IECH11	IECH10	IECH9	IECH8
CANIE2	C3h	CAN Interrupt Enable Channel byte 2	IECH7	IECH6	IECH5	IECH4	IECH3	IECH2	IECH1	IECH0
CANSIT1	BAh	CAN Status Interrupt Channel byte1	-	SIT14	SIT13	SIT12	SIT11	SIT10	SIT9	SIT8
CANSIT2	BBh	CAN Status Interrupt Channel byte2	SIT7	SIT6	SIT5	SIT4	SIT3	SIT2	SIT1	SIT0
CANTCON	A1h	CAN Timer Control	TPRESC 7	TPRESC 6	TPRESC 5	TPRESC 4	TPRESC 3	TPRESC 2	TPRESC 1	TPRESC 0
CANTIMH	ADh	CAN Timer high	CANTIM 15	CANTIM 14	CANTIM 13	CANTIM 12	CANTIM 11	CANTIM 10	CANTIM 9	CANTIM 8
CANTIML	ACh	CAN Timer low	CANTIM 7	CANTIM 6	CANTIM 5	CANTIM 4	CANTIM 3	CANTIM 2	CANTIM 1	CANTIM 0
CANSTMH	AFh	CAN Timer Stamp high	TIMSTMP 15	TIMSTMP 14	TIMSTMP 13	TIMSTMP 12	TIMSTMP 11	TIMSTMP 10	TIMSTMP 9	TIMSTMP 8
CANSTML	AEh	CAN Timer Stamp low	TIMSTMP 7	TIMSTMP 6	TIMSTMP 5	TIMSTMP 4	TIMSTMP 3	TIMSTMP 2	TIMSTMP 1	TIMSTMP 0
CANTTCH	A5h	CAN Timer TTC high	TIMTTC 15	TIMTTC 14	TIMTTC 13	TIMTTC 12	TIMTTC 11	TIMTTC 10	TIMTTC 9	TIMTTC 8
CANTTCL	A4h	CAN Timer TTC low	TIMTTC 7	TIMTTC 6	TIMTTC 5	TIMTTC 4	TIMTTC 3	TIMTTC 2	TIMTTC 1	TIMTTC 0
CANTEC	9Ch	CAN Transmit Error Counter	TEC7	TEC6	TEC5	TEC4	TEC3	TEC2	TEC1	TEC0
CANREC	9Dh	CAN Receive Error Counter	REC7	REC6	REC5	REC4	REC3	REC2	REC1	REC0
CANPAGE	B1h	CAN Page	CHNB3	CHNB2	CHNB1	CHNB0	AINC	INDX2	INDX1	INDX0
CANSTCH	B2h	CAN Status Channel	DLCW	ТХОК	RXOK	BERR	SERR	CERR	FERR	AERR
CANCONH	B3h	CAN Control Channel	CONCH1	CONCH0	RPLV	IDE	DLC3	DLC2	DLC1	DLC0
CANMSG	A3h	CAN Message Data	MSG7	MSG6	MSG5	MSG4	MSG3	MSG2	MSG1	MSG0
CANIDT1	BCh	CAN Identifier Tag byte 1(Part A) CAN Identifier Tag byte 1(PartB)	IDT10 IDT28	IDT9 IDT27	IDT8 IDT26	IDT7 IDT25	IDT6 IDT24	IDT5 IDT23	IDT4 IDT22	IDT3 IDT21
CANIDT2	BDh	CAN Identifier Tag byte 2 (PartA) CAN Identifier Tag byte 2 (PartB)	IDT2 IDT20	IDT1 IDT19	IDT0 IDT18	- IDT17	- IDT16	- IDT15	- IDT14	- IDT13
CANIDT3	BEh	CAN Identifier Tag byte 3(PartA) CAN Identifier Tag byte 3(PartB)	- IDT12	- IDT11	- IDT10	- IDT9	- IDT8	- IDT7	- IDT6	- IDT5
CANIDT4	BFh	CAN Identifier Tag byte 4(PartA) CAN Identifier Tag byte 4(PartB)	- IDT4	- IDT3	- IDT2	- IDT1	- IDT0	RTRTAG	- RB1TAG	RB0TAF
CANIDM1	C4h	CAN Identifier Mask byte 1(PartA) CAN Identifier Mask byte 1(PartB)	IDMSK10 IDMSK28	IDMSK9 IDMSK27	IDMSK8 IDMSK26	IDMSK7 IDMSK25	IDMSK6 IDMSK24	IDMSK5 IDMSK23	IDMSK4 IDMSK22	IDMSK3 IDMSK21
CANIDM2	C5h	CAN Identifier Mask byte 2(PartA) CAN Identifier Mask byte 2(PartB)	IDMSK2 IDMSK20	IDMSK1 IDMSK19	IDMSK0 IDMSK18	- IDMSK17	- IDMSK16	- IDMSK15	- IDMSK14	- IDMSK13
CANIDM3	C6h	CAN Identifier Mask byte 3(PartA) CAN Identifier Mask byte 3(PartB)	- IDMSK12	- IDMSK11	- IDMSK10	- IDMSK9	- IDMSK8	- IDMSK7	- IDMSK6	- IDMSK5
CANIDM4	C7h	CAN Identifier Mask byte 4(PartA) CAN Identifier Mask byte 4(PartB)	- IDMSK4	- IDMSK3	- IDMSK2	- IDMSK1	- IDMSK0	RTRMSK	-	IDEMSK



Table 11. Other SFRs

Mnemonic	Add	Name	7	6	5	4	3	2	1	0
PCON	87hh	Power Control	SMOD1	SMOD0	-	POF	GF1	GF0	PD	IDL
AUXR	8Eh	Auxiliary Register 0	-	M(1)	M0	-	XRS1	XRS2	EXTRAM	A0
AUXR1	A2h	Auxiliary Register 1	-	-	ENBOOT	-	GF3	-	-	DPS
CKCON	8Fh	Clock Control	CANX2	WDX2	PCAX2	SIX2	T2X2	T1X2	T0X2	X2
FCON	D1h	FLASH Control	FPL3	FPL2	FPL1	FPL0	FPS	FMOD1	FMOD0	FBUSY
EECON	D2h	EEPROM Contol	EEPL3	EEPL2	EEPL1	EEPL0	-	-	EEE	EEBUSY





					11 6	2			
	0/8 <sup>(1)</sup>	1/9	2/A	3/B	4/C	5/D	6/E	7/F	
F8h	IPL1 xxxx x000	CH 0000 0000	CCAP0H 0000 0000	CCAP1H 0000 0000	CCAP2H 0000 0000	CCAP3H 0000 0000	CCAP4H 0000 0000		FFh
F0h	B 0000 0000		ADCLK xx00 0000	ADCON x000 0000	ADDL 0000 0000	ADDH 0000 0000	ADCF 0000 0000	IPH1 xxxx x000	F7h
E8h	IE1 xxxx x000	CL 0000 0000	CCAP0L 0000 0000	CCAP1L 0000 0000	CCAP2L 0000 0000	CCAP3L 0000 0000	CCAP4L 0000 0000		EFh
E0h	ACC 0000 0000								E7h
D8h	CCON 00xx xx00	CMOD 00xx x000	CCAPM0 x000 0000	CCAPM1 x000 0000	CCAPM2 x000 0000	CCAPM3 x000 0000	CCAPM4 x000 0000		DFh
D0h	PSW 0000 0000	FCON 0000 0000	EECON xxxx xx00						D7h
C8h	<b>T2CON</b> 0000 0000	T2MOD xxxx xx00	RCAP2L 0000 0000	RCAP2H 0000 0000	TL2 0000 0000	TH2 0000 0000	CANEN1 xx00 0000	CANEN2 0000 0000	CFh
C0h	P4 xxxx xx11	CANGIE 0000 0000	CANIE1 xx00 0000	CANIE2 0000 0000	CANIDM1 xxxx xxxx	CANIDM2 xxxx xxxx	CANIDM3 xxxx xxxx	CANIDM4 xxxx xxxx	C7h
B8h	IPL0 x000 0000	SADEN 0000 0000	CANSIT1 0x00 0000	CANSIT2 0000 0000	CANIDT1 xxxx xxxx	CANIDT2 xxxx xxxx	CANIDT3 xxxx xxxx	CANIDT4 xxxx xxxx	BFh
B0h	P3 1111 1111	CANPAGE 0000 0000	CANSTCH xxxx xxxx	CANCONCH xxxx xxxx	CANBT1 xxxx xxxx	CANBT2 xxxx xxxx	CANBT3 xxxx xxxx	IPH0 x000 0000	B7h
A8h	IE0 0000 0000	SADDR 0000 0000	CANGSTA x0x0 0000	CANGCON 0000 x000	CANTIML 0000 0000	CANTIMH 0000 0000	CANSTMPL 0000 0000	CANSTMPH 0000 0000	AFh
A0h	P2 1111 1111	CANTCON 0000 0000	AUXR1 0000 0000	CANMSG xxxx xxxx	CANTTCL 0000 0000	CANTTCH 0000 0000	WDTRST 1111 1111	WDTPRG xxxx x000	A7h
98h	SCON 0000 0000	SBUF 0000 0000		CANGIT 0x00 0000	CANTEC 0000 0000	CANREC 0000 0000			9Fh
90h	P1 1111 1111								97h
88h	TCON 0000 0000	TMOD 0000 0000	TL0 0000 0000	TL1 0000 0000	TH0 0000 0000	TH1 0000 0000	AUXR 0000 1000	CKCON 0000 0000	8Fh
80h	P0 1111 1111	SP 0000 0111	DPL 0000 0000	DPH 0000 0000				PCON 0000 0000	87h
	0/8 <sup>(1)</sup>	1/9	2/A	3/B	4/C	5/D	6/E	7/F	-

Table 12. SFR's mapping

Note:

2. These registers are bit-addressable. Sixteen addresses in the SFR space are both byte-addressable and bit-addressable. The bit-addressable SFR's are those whose address ends in 0 and 8. The bit addresses, in this area, are 0x80 through to 0xFF.





#### 6. Clock

#### **6.1. Introduction**

The T89C51CC01 core needs only 6 clock periods per machine cycle. This feature, called "X2", provides the following advantages:

- Divides frequency crystals by 2 (cheaper crystals) while keeping the same CPU power.
- Saves power consumption while keeping the same CPU power (oscillator power saving).
- Saves power consumption by dividing dynamic operating frequency by 2 in operating and idle modes.
- Increases CPU power by 2 while keeping the same crystal frequency.

In order to keep the original C51 compatibility, a divider-by-2 is inserted between the XTAL1 signal and the main clock input of the core (phase generator). This divider may be disabled by the software.

An extra feature is available for selected hardware in the X2 mode. This feature allows starting of the CPU in the X2 mode, without starting in the standard mode.

The hardware CPU X2 mode can be read and write via IAP (SetX2mode, ClearX2mode, ReadX2mode), see In-System Programming section.

These IAPs are detailed in the "In-System Programming" section.

#### 6.2. Description

The clock for the whole circuit and peripheral is first divided by two before being used by the CPU core and peripherals. This allows any cyclic ratio to be accepted on the XTAL1 input. In X2 mode, as this divider is bypassed, the signals on XTAL1 must have a cyclic ratio between 40 to 60%. Figure 5. shows the clock generation block diagram. The X2 bit is validated on the XTAL1÷2 rising edge to avoid glitches when switching from the X2 to the STD mode. Figure 6 shows the mode switching waveforms.






Figure 5. Clock CPU Generation Diagram






Figure 6. Mode Switching Waveforms

The X2 bit in the CKCON register (See Table 7) allows switching from 12 clock cycles per instruction to 6 clock cycles and vice versa. At reset, the standard speed is activated (STD mode). Setting this bit activates the X2 feature (X2 mode).

#### CAUTION

In order to prevent any incorrect operation while operating in the X2 mode, users must be aware that all peripherals using the clock frequency as a time reference (UART, timers...) will have their time reference divided by two. For example a free running timer generating an interrupt every 20 ms will then generate an interrupt every 10 ms. A UART with a 4800 baud rate will have a 9600 baud rate.



#### 6.3. Register

CKCON (S:8Fh)

Clock Control Register

7	6	5	4	3	2	1	0
CANX2	WDX2	PCAX2	SIX2	T2X2	T1X2	T0X2	X2

Bit Number	Bit Mnemonic	Description
7	CANX2	CAN clock (1) Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.
6	WDX2	Watchdog clock (1) Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.
5	PCAX2	Programmable Counter Array clock (1) Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.
4	SIX2	Enhanced UART clock (MODE 0 and 2) (1) Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle.
3	T2X2	Timer2 clock (1)         Clear to select 6 clock periods per peripheral clock cycle.         Set to select 12 clock periods per peripheral clock cycle.
2	T1X2	Timer1 clock (1)         Clear to select 6 clock periods per peripheral clock cycle.         Set to select 12 clock periods per peripheral clock cycle.
1	T0X2	Timer0 clock (1)         Clear to select 6 clock periods per peripheral clock cycle.         Set to select 12 clock periods per peripheral clock cycle.
0	X2	<b>CPU clock</b> Clear to select 12 clock periods per machine cycle (STD mode) for CPU and all the peripherals. Set to select 6 clock periods per machine cycle (X2 mode) and to enable the individual peripherals "X2" bits.

#### NOTE:

1. This control bit is validated when the CPU clock bit X2 is set; when X2 is low, this bit has no effect.

#### **Reset Value = 0000 0000b**

#### Figure 7. CKCON Register




#### 7. Program/Code Memory

#### 7.1. Introduction

The T89C51CC01 implement 32 Kbytes of on-chip program/code memory. Figure 8 shows the split of internal and external program/code memory spaces depending on the product.

The FLASH memory increases EPROM and ROM functionality by in-circuit electrical erasure and programming. Thanks to the internal charge pump, the high voltage needed for programming or erasing FLASH cells is generated on-chip using the standard VDD voltage. Thus, the can be programmed using only one voltage and allows in application software programming commonly known as IAP. Hardware programming mode is also available using specific programming tool.



#### Figure 8. Program/Code Memory Organization

#### Caution:

1. If the program executes exclusively from on-chip code memory (not from external memory), beware of executing code from the upper byte of on-chip memory (7FFFh) and thereby disrupt I/O Ports 0 and 2 due to external prefetch. Fetching code constant from this location does not affect Ports 0 and 2.

#### 7.2. External Code Memory Access

#### 7.2.1. Memory Interface

The external memory interface comprises the external bus (port 0 and port 2) as well as the bus control signals (PSEN#, and ALE).

Figure 9 shows the structure of the external address bus. P0 carries address A7:0 while P2 carries address A15:8. Data D7:0 is multiplexed with A7:0 on P0. Table 13 describes the external memory interface signals.






Figure 9. External Code Memory Interface Structure

Table 13.	External	Data	Memory	Interface	Signals

Signal Name	Туре	Description	Alternate Function
A15:8	О	Address Lines Upper address lines for the external bus.	P2.7:0
AD7:0	I/O	Address/Data Lines Multiplexed lower address lines and data for the external memory.	P0.7:0
ALE	0	Address Latch Enable ALE signals indicates that valid address information are available on lines AD7:0.	-
PSEN#	О	<b>Program Store Enable Output</b> This signal is active low during external code fetch or external code read (MOVC instruction).	-

#### 7.2.2. External Bus Cycles

This section describes the bus cycles the T89C51CC01 executes to fetch code (see Figure 10) in the external program/code memory.

External memory cycle takes 6 CPU clock periods. This is equivalent to 12 oscillator clock period in standard mode or 6 oscillator clock periods in X2 mode. For further information on X2 mode.

For simplicity, the accompanying figure depicts the bus cycle waveforms in idealized form and do not provide precise timing information.




Figure 10. External Code Fetch Waveforms





#### 7.3. FLASH Memory Architecture

T89C51CC01 features two on-chip flash memories:

- Flash memory FM0: containing 32 Kbytes of program memory (user space) organized into 128 byte pages,
- Flash memory FM1:
- 2 Kbytes for boot loader and Application Programming Interfaces (API).

The FM0 supports both parallel programming and Serial In-System Programming (ISP) whereas FM1 supports only parallel programming by programmers. The ISP mode is detailed in the "In-System Programming" section.

All Read/Write access operations on flash memory are managed by a set of API described in the "In-System Programming" section.




Figure 11. Flash memory architecture

#### 7.3.1. FM0 Memory Architecture

The flash memory is made up of 4 blocks (see Figure 11):

- 1. The memory array (user space) 32 Kbytes
- 2. The Extra Row
- 3. The Hardware security bits
- 4. The column latch registers

#### 7.3.1.1. User Space

This space is composed of a 32 Kbytes FLASH memory organized in 256 pages of 128 bytes. It contains the user's application code.

#### 7.3.1.2. Extra Row (XRow)

This row is a part of FMO and has a size of 128 bytes. The extra row may contain information for boot loader usage.



#### 7.3.1.3. Hardware security space


The Hardware security space is a part of FMO and has a size of 1 byte.

The 4 MSB can be read/written by software, the 4 LSB can only be read by software and written by hardware in parallel mode.

#### 7.3.1.4. Column latches

The column latches, also part of FM0, have a size of full page (128 bytes).

The column latches are the entrance buffers of the three previous memory locations (user array, XROW and Hardware security byte).





#### 7.4. Overview of FM0 operations

The CPU interfaces to the flash memory through the FCON register and AUXR1 register.

These registers are used to:

- Map the memory spaces in the adressable space
- Launch the programming of the memory spaces
- Get the status of the flash memory (busy/not busy)
- Select the flash memory FM0/FM1.

#### 7.4.1. Mapping of the memory space

By default, the user space is accessed by MOVC instruction for read only. The column latches space is made accessible by setting the FPS bit in FCON register. Writing is possible from 0000h to 7FFFh, address bits 6 to 0 are used to select an address within a page while bits 14 to 7 are used to select the programming address of the page. Setting this bit takes precedence on the EXTRAM bit in AUXR register.

The other memory spaces (user, extra row, hardware security) are made accessible in the code segment by programming bits FMOD0 and FMOD1 in FCON register in accordance with Table 14. A MOVC instruction is then used for reading these spaces.

FMOD1	FMOD0	FM0 Adressable space
0	0	User (0000h-FFFFh)
0	1	Extra Row(FF80h-FFFFh)
1	0	Hardware Security (0000h)
1	1	reserved

Table 14. .FM0 blocks select bits

#### 7.4.2. Launching programming

FPL3:0 bits in FCON register are used to secure the launch of programming. A specific sequence must be written in these bits to unlock the write protection and to launch the programming. This sequence is 5 followed by A. Table 15 summarizes the memory spaces to program according to FMOD1:0 bits.

		140	ie 15. 110gr	mining space	
		Write to	• FCON		Oneration
	FPL3:0	FPS	FMOD1	FMOD0	- Operation
User	5	X	0	0	No action
User	А	X	0	0	Write the column latches in user space
Extra Row	5	X	0	1	No action
EXITA KOW	А	X	0	1	Write the column latches in extra row space
Sagurity Spage	5	X	1	0	No action
Security Space	А	X	1	0	Write the fuse bits space
Reserved	5	X	1	1	No action
Keserveu	А	X	1	1	No action

Table 15. Programming spaces



The FLASH memory enters a busy state as soon as programming is launched. In this state, the memory is no more available for fetching code. Thus to avoid any erratic execution during programming, the CPU enters Idle mode. Exit is automatically performed at the end of programming.

#### Caution:

Interrupts that may occur during programming time must be disable to avoid any spurious exit of the idle mode.

#### 7.4.3. Status of the flash memory

The bit FBUSY in FCON register is used to indicate the status of programming.

FBUSY is set when programming is in progress.

#### 7.4.4. Selecting FM1/FM1

The bit ENBOOT in AUXR1 register is used to choose between FM0 and FM1 mapped up to F800h.



#### 7.4.5. Loading the Column Latches

Any number of data from 1 byte to 128 bytes can be loaded in the column latches. This provides the capability to program the whole memory by byte, by page or by any number of bytes in a page.

When programming is launched, an automatic erase of the locations loaded in the column latches is first performed, then programming is effectively done. Thus no page or block erase is needed and only the loaded data are programmed in the corresponding page.

The following procedure is used to load the column latches and is summarized in Figure 12:

- Map the column latch space by setting FPS bit.
- Load the DPTR with the address to load.
- Load Accumulator register with the data to load.
- Execute the MOVX @DPTR, A instruction.
- If needed loop the three last instructions until the page is completely loaded.




Figure 12. Column Latches Loading Procedure



#### 7.4.6. Programming the FLASH Spaces

#### User

The following procedure is used to program the User space and is summarized in Figure 13:

- Load data in the column latches from address 0000h to 7FFFh<sup>1</sup>.
- Disable the interrupts.
- Launch the programming by writing the data sequence 50h followed by A0h in FCON register. The end of the programming indicated by the FBUSY flag cleared.
- Enable the interrupts.

Note:

1. The last page address used when loading the column latch is the one used to select the page programming address.

#### Extra Row

The following procedure is used to program the Extra Row space and is summarized in Figure 13:

- Load data in the column latches from address FF80h to FFFFh.
- Disable the interrupts.
- Launch the programming by writing the data sequence 52h followed by A2h in FCON register. The end of the programming indicated by the FBUSY flag cleared.
- Enable the interrupts.






Figure 13. Flash and Extra row Programming Procedure



#### Hardware Security

The following procedure is used to program the Hardware Security space and is summarized in Figure 14:

- Set FPS and map Harware byte (FCON = 0x0C)
- Disable the interrupts.
- Load DPTR at address 0000h.
- Load Accumulator register with the data to load.
- Execute the MOVX @DPTR, A instruction.
- Launch the programming by writing the data sequence 54h followed by A4h in FCON register. The end of the programming indicated by the FBusy flag cleared.
- Enable the interrupts.




Figure 14. Hardware Programming Procedure



#### 7.4.7. Reading the FLASH Spaces

#### User

The following procedure is used to read the User space and is summarized in Figure 15:

- Map the User space by writing 00h in FCON register.
- Read one byte in Accumulator by executing MOVC A,@A+DPTR with A= 0 & DPTR= 0000h to FFFFh.

#### Extra Row

The following procedure is used to read the Extra Row space and is summarized in Figure 15:

- Map the Extra Row space by writing 02h in FCON register.
- Read one byte in Accumulator by executing MOVC A,@A+DPTR with A= 0 & DPTR= FF80h to FFFFh.

#### Hardware Security

The following procedure is used to read the Hardware Security space and is summarized in Figure 15:

- Map the Hardware Security space by writing 04h in FCON register.
- Read the byte in Accumulator by executing MOVC A,@A+DPTR with A= 0 & DPTR= 0000h.




Figure 15. Reading Procedure



#### 7.5. Registers

#### FCON (S:D1h)

FLASH Control Register

7	6	5	4	3	2	1	0			
FPL3	FPL2	FPL1	FPL0	FPS	FMOD1	FMOD0	FBUSY			
Bit Number	Bit Mnemonic		Description							
7-4	FPL3:0	Write 0Xh te	Programming Launch Command Bits         Write 0Xh to select a FLASH space for reading according to FMOD1:0.         Write 5Xh followed by AXh to launch the programming according to FMOD1:0.							
3	FPS	Set to map t	FLASH Map Program Space Set to map the column latch space in the data memory space. Clear to re-map the data memory space.							
2-1	FMOD1:0	FLASH Mode See Table 14	FLASH Mode See Table 14 or Table 15.							
0	FBUSY	Clear by har								

**Reset Value= 0000 0000b** 

Figure 16. FCON Register



#### 8. Data Memory

#### 8.1. Introduction

The T89C51CC01 provides data memory access in two different spaces:

1. The internal space mapped in three separate segments:

- the lower 128 bytes RAM segment.
- the upper 128 bytes RAM segment.
- the expanded 1024 bytes RAM segment.
- **2.** The external space.

A fourth internal segment is available but dedicated to Special Function Registers, SFRs, (addresses 80h to FFh) accessible by direct addressing mode.

Figure 17 shows the internal and external data memory spaces organization.




Figure 17. Internal and External Data Memory Organization



#### 8.2. Internal Space

#### 8.2.1. Lower 128 Bytes RAM

The lower 128 bytes of RAM (see Figure 17) are accessible from address 00h to 7Fh using direct or indirect addressing modes. The lowest 32 bytes are grouped into 4 banks of 8 registers (R0 to R7). Two bits RS0 and RS1 in PSW register (see Figure 23) select which bank is in use according to Table 16. This allows more efficient use of code space, since register instructions are shorter than instructions that use direct addressing, and can be used for context switching in interrupt service routines.

RS1	RS0	Description
0	0	Register bank 0 from 00h to 07h
0	1	Register bank 0 from 08h to 0Fh
1	0	Register bank 0 from 10h to 17h
1	1	Register bank 0 from 18h to 1Fh

Table 16. Register Bank Selection

The next 16 bytes above the register banks form a block of bit-addressable memory space. The C51 instruction set includes a wide selection of single-bit instructions, and the 128 bits in this area can be directly addressed by these instructions. The bit addresses in this area are 00h to 7Fh.




Figure 18. Lower 128 bytes Internal RAM Organization

#### 8.2.2. Upper 128 Bytes RAM

The upper 128 bytes of RAM are accessible from address 80h to FFh using only indirect addressing mode.

#### 8.2.3. Expanded RAM

The on-chip 1024 bytes of expanded RAM (ERAM) are accessible from address 0000h to 03FFh using indirect addressing mode through MOVX instructions. In this address range, the bit EXTRAM in AUXR register is used to select the ERAM (default) or the XRAM. As shown in Figure 17 when EXTRAM= 0, the ERAM is selected and when EXTRAM= 1, the XRAM is selected.

#### Caution:

Lower 128 bytes RAM, Upper 128 bytes RAM, and expanded RAM are made of volatile memory cells. This means that the RAM content is indeterminate after power-up and must then be initialized properly.



### 8.3. External Space

#### 8.3.1. Memory Interface

The external memory interface comprises the external bus (port 0 and port 2) as well as the bus control signals (RD#, WR#, and ALE).

Figure 19 shows the structure of the external address bus. P0 carries address A7:0 while P2 carries address A15:8. Data D7:0 is multiplexed with A7:0 on P0. Table 17 describes the external memory interface signals.




Figure 19. External Data Memory Interface Structure

Table 17. H	External Data	Memory	Interface	Signals
-------------	---------------	--------	-----------	---------

Signal Name	Туре	Description	Alternative Function
A15:8	0	Address Lines Upper address lines for the external bus.	P2.7:0
AD7:0	I/O	Address/Data Lines Multiplexed lower address lines and data for the external memory.	P0.7:0
ALE	0	Address Latch Enable ALE signals indicates that valid address information are available on lines AD7:0.	-
RD#	0	Read Read signal output to external data memory.	P3.7
WR#	0	Write Write signal output to external memory.	РЗ.6

#### **8.3.2. External Bus Cycles**

This section describes the bus cycles the T89C51CC01 executes to read (see Figure 20), and write data (see Figure 21) in the external data memory.

External memory cycle takes 6 CPU clock periods. This is equivalent to 12 oscillator clock period in standard mode or 6 oscillator clock periods in X2 mode. For further information on X2 mode.

Slow peripherals can be accessed by stretching the read and write cycles. This is done using the M0 bit in AUXR register. Setting this bit changes the width of the RD# and WR# signals from 3 to 15 CPU clock periods.



For simplicity, the accompanying figures depict the bus cycle waveforms in idealized form and do not provide precise timing information. For bus cycle timing parameters refer to the Section "AC Characteristics" of the T89C51CC01 datasheet.




Figure 20. External Data Read Waveforms

Notes:

- 1. RD# signal may be stretched using M0 bit in AUXR register.
- 2. When executing MOVX @Ri instruction, P2 outputs SFR content.
- 3. When executing MOVX @DPTR instruction, if DPHDIS is set (Page Access Mode), P2 outputs SFR content instead of DPH.




Figure 21. External Data Write Waveforms

Notes:

- 1. WR# signal may be stretched using M0 bit in AUXR register.
- 2. When executing MOVX @Ri instruction, P2 outputs SFR content.

3. When executing MOVX @DPTR instruction, if DPHDIS is set (Page Access Mode), P2 outputs SFR content instead of DPH.



#### 8.4. Dual Data Pointer

#### 8.4.1. Description

The T89C51CC01 implements a second data pointer for speeding up code execution and reducing code size in case of intensive usage of external memory accesses.

DPTR0 and DPTR1 are seen by the CPU as DPTR and are accessed using the SFR addresses 83h and 84h that are the DPH and DPL addresses. The DPS bit in AUXR1 register (see Figure 25) is used to select whether DPTR is the data pointer 0 or the data pointer 1 (see Figure 22).




Figure 22. Dual Data Pointer Implementation

#### 8.4.2. Application

Software can take advantage of the additional data pointers to both increase speed and reduce code size, for example, block operations (copy, compare, search ...) are well served by using one data pointer as a "source" pointer and the other one as a "destination" pointer.

Hereafter is an example of block move implementation using the two pointers and coded in assembler. Latest C compiler take also advantage of this feature by providing enhanced algorithm libraries.

The INC instruction is a short (2 bytes) and fast (6 CPU clocks) way to manipulate the DPS bit in the AUXR1 register. However, note that the INC instruction does not directly force the DPS bit to a particular state, but simply toggles it. In simple routines, such as the block move example, only the fact that DPS is toggled in the proper sequence matters, not its actual value. In other words, the block move routine works the same whether DPS is '0' or '1' on entry.

```
; ASCII block move using dual data pointers
; Modifies DPTR0, DPTR1, A and PSW
; Ends when encountering NULL character
; Note: DPS exits opposite of entry state unless an extra INC AUXR1 is added
                 0A2h
AUXR1
           EQU
                 DPTR, #SOURCE
                                            ; address of SOURCE
move:
          mov
                 AUXR1
                                            ; switch data pointers
           inc
                 DPTR, #DEST
                                            ; address of DEST
          mov
mv_loop:
           inc
                 AUXR1
                                            ; switch data pointers
                 A,@DPTR
                                            ; get a byte from SOURCE
          movx
                 DPTR
                                            ; increment SOURCE address
           inc
           inc
                 AUXR1
                                            ; switch data pointers
           movx
                 @DPTR,A
                                            ; write the byte to DEST
                 DPTR
                                              increment DEST address
           inc
                                            ;
           jnz
                 mv_loop
                                            ; check for NULL terminator
end move:
```



### 8.5. Registers

### PSW (S:8Eh)

Program Status Word Register.

7	6	5	4	3	2	1	0
СҮ	AC	FO	RS1	RS0	OV	F1	Р

Bit Number	Bit Mnemonic	Description
7	СҮ	Carry Flag Carry out from bit 1 of ALU operands.
6	AC	Auxiliary Carry Flag Carry out from bit 1 of addition operands.
5	F0	User Definable Flag 0.
4-3	RS1:0	Register Bank Select Bits Refer to Table 16 for bits description.
2	OV	Overflow Flag Overflow set by arithmetic operations.
1	F1	User Definable Flag 1.
0	Р	Parity Bit Set when ACC contains an odd number of 1's. Cleared when ACC contains an even number of 1's.

**Reset Value= 0000 0000b** 

Figure 23. PSW Register



## AUXR (S:8Eh)

Auxiliary Register

7	6	5	4	3	2	1	0
-	M(1)	M0	-	XRS1	XRS0	EXTRAM	A0
Bit Number	Bit Mnemonic			Desc	ription		
7	-	Reserved The value	read from this bi	t is indeterminate.	Do not set this b	pit.	
6-5	(M1)-M0	Stretch MOV:           the RD/ at           M1 : M0           0         0           0         1           1         0           1         1	nd the WR/ pulse	length is increase n clock period	d according to th	e value of M0 (an	d if needed M1).
4	-	Reserved The value	read from this bi	t is indeterminate.	Do not set this b	oit.	
3-2	XRS1-0		e size of the XRA XRAM size 256 bytes 512 bytes 768 bytes 1024 bytes (defa				
1	EXTRAM	Internal/External RAM (00h - FFh) access using MOVX @ Ri /@ DPTR 0 - Internal XRAM access using MOVX @ Ri / @ DPTR. 1 - External data memory access.					
0	A0		s emitted at a con	nstant rate of 1/6 t ng a MOVX or M	1	uency (or 1/3 if X	2 mode is used)

## Reset Value= X00X 1100b

Not bit addressable

#### Figure 24. AUXR Register



#### AUXR1 (S:A2h)

Auxiliary Control Register 1.

7	6	5	4	3	2	1	0		
-	-	ENBOOT	-	GF3	0	-	DPS		
Bit Number	Bit Mnemonic		Description						
7-6	-	Reserved The value read from these bits is indeterminate. Do not set these bits.							
5	ENBOOT	Enable Boot Flash Set this bit for map the boot flash between F800h -FFFFh Clear this bit for disable boot flash.							
4	-	Reserved The value re	Reserved The value read from this bit is indeterminate. Do not set this bit.						
3	GF3	General Purpose	General Purpose Flag 3.						
2	0	Always Zero This bit is st	uck to logic 0 to	allow INC AUX	R1 instruction with	nout affecting GF	F3 flag.		
1	-	Reserved for Data Pointer Extension.							
0	DPS	Dat Pointer Select Bit Set to select second dual data pointer: DPTR1. Clear to select first dual data pointer: DPTR0.							

#### **Reset Value= XXXX 00X0b**

Figure 25. AUXR1 Register



# 9. EEPROM data memory

### 9.1. General description

The 2k byte on-chip EEPROM memory block is located at addresses 0000h to 07FFh of the XRAM memory space and is selected by setting control bits in the EECON register.

A read in the EEPROM memory is done with a MOVX instruction.

A physical write in the EEPROM memory is done in two steps: write data in the column latches and transfer of all data latches into an EEPROM memory row (programming).

The number of data written on the page may vary from 1 to 128 bytes (the page size). When programming, only the data written in the column latch is programmed and a ninth bit is used to obtain this feature. This provides the capability to program the whole memory by bytes, by page or by a number of bytes in a page. Indeed, each ninth bit is set when the writing the corresponding byte in a row and all these ninth bits are reset after the writing of the complete EEPROM row.

#### 9.2. Write Data in the column latches

Data is written by byte to the column latches as for an external RAM memory. Out of the 11 address bits of the data pointer, the 4 MSBs are used for page selection (row) and 7 are used for byte selection. Between two EEPROM programming sessions, all the addresses in the column latches must stay on the same page, meaning that the 4 MSB must no be changed.

The following procedure is used to write to the column latches:

- Set bit EEE of EECON register
- Stretch the MOVX to accommodate the slow access time of the column latch (Set bit M0 of AUXR register)
- Load DPTR with the address to write
- Store A register with the data to be written
- Execute a MOVX @DPTR, A
- If needed loop the three last instructions until the end of a 128 bytes page

#### 9.3. Programming

The EEPROM programming consists on the following actions:

- writing one or more bytes of one page in the column latches. Normally, all bytes must belong to the same page; if not, the first page address will be latched and the others discarded.
- launching programming by writing the control sequence (54h followed by A4h) to the EECON register.
- EEBUSY flag in EECON is then set by hardware to indicate that programming is in progress and that the EEPROM segment is not available for reading.
- The end of programming is indicated by a hardware clear of the EEBUSY flag.



## 9.4. Read Data

The following procedure is used to read the data stored in the EEPROM memory:

- Set bit EEE of EECON register
- Stretch the MOVX to accommodate the slow access time of the column latch (Set bit M0 of AUXR register)
- Load DPTR with the address to read
- Execute a MOVX A, @DPTR



## 9.5. Registers

## EECON (S:0D2h)

EEPROM Control Register

7	6	5	4	3	2	1	0
EEPL3	EEPL2	EEPL1	EEPL0	-	-	EEE	EEBUSY

Bit Number	Bit Mnemonic	Description
7-4	EEPL3-0	<b>Programming Launch command bits</b> Write 5Xh followed by AXh to EECTRL to launch the programming.
3	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
2	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
1	EEE	Enable EEPROM Space bit Set to map the EEPROM space during MOVX instructions (Write in the column latches) Clear to map the XRAM space during MOVX.
0	EEBUSY	Programming Busy flag Set by hardware when programming is in progress. Cleared by hardware when programming is done. Can not be set or cleared by software.

Reset Value= XXXX XX00b Not bit addressable

#### Figure 26. EECON Register





# 10. In-System-Programming (ISP)

#### **10.1. Introduction**

With the implementation of the User ROM and the Boot ROM in Flash technology the T89C51CC01 allows the system engineer the development of applications with a very high level of flexibility. This flexibility is based on the possibility to alter the customer programming on all stages of a product's life:

- During the final production phase, the 1st personalisation of the product by parallel or serial charging of the code in the User ROM and if wanted also a customised Boot loader in the Boot memory (Atmel will provide also a standart Boot loader by default).
- After assembling of the product in its final, embedded position by serial mode via the CAN bus.

This In-System-Programming (ISP) allows code modification over the total lifetime of the product.

Besides the default Boot loader Atmel will provide to the customer also all the needed Application-Programming-Interfaces (API) which are neede for the ISP. The API will be located also in the Boot memory.

This will allow the customer to have a full use of the 32 Kbyte user memory.

Two blocks flash memories are implemented (see Figure 27):

- Flash memory FM0:
- containing 32 Kbytes of program memory organized in page of 128 bytes,
- Flash memory FM1:
  - 2 Kbytes for default boot loader and Application Programming Interfaces (API).

The FM0 supports both, hardware (parallel) and software programming whereas FM1 supports only hardware programming.

The ISP functions are assumed by:

- FCON register & bit ENBOOT in AUXR1 register,
- Boot Vector Address (BVA), which can be read and modified by using an API or the parallel programming mode (see Figure 30) The BVA is stored in XROW.
- The Fuse bit Boot Loader Jump Bit (BLJB) can be read and modified using an API or the parallel programming mode.
  - The BLJB is located in the Hardware secutity byte (see Figure 32).
- The Extra Byte (EB) can be modified only by using API (see Figure 32). EB is stored in XROW

The bit ENBOOT in AUXR1 register allows to map FM1 between address F800h and FFFFh of FM0.

The FM0 can be programed by:

- The Atmel boot loader, located by default in FM1.
- The user boot loader located in FM0
- The user boot loader located in FM1 in place of Atmel boot loader.

API contained in FM1 can be called by the user boot loader located in FM0 at the address [BVA]00h.

The user program simply calls the common entry point with appropriate parameters in FM1 to accomplish the desired operation.

Boot Flash operations include: erase block, program byte or page, verify byte or page, program security lock bit, etc. Indeed, Atmel provides the binary code of the default Flash boot loader.



#### **10.2. Flash Programming and Erasure**

There are three methods of programming the Flash memory:

- The Atmel bootloader located in FM1 is activated by the application. Low level API routines (located in FM1) to program FM0 will be used. The interface used for serial downloading to FM0 is the UART or the CAN. API can be called also by user's bootloader located in FM0 at [BVA]00h.
- A further method exist in activating the Atmel boot loader by hardware activation.
- The FM0 can be programed also by the parallel mode using a programmer.




Figure 27. Flash Memory Mapping



#### **10.2.1. Flash Parallel Programming**

The three lock bits in Hardware byte are programmed according to Table, will provide different level of protection for the on-chip code and data located in FM0 and FM1.

The only way for write this bits are the parallel mode.

Pro	Program Lock Bits			Protection description
Security level	LB0	LB1	LB2	
1	U	U	U	No program lock features enabled. MOVC instruction executed from external program memory returns non encrypted data.
2	Р	U	U	MOVC instruction executed from external program memory are disabled from fetching code bytes from internal memory, $\overline{EA}$ is sampled and latched on reset, and further parallel programming of the Flash is disabled.
3	U	Р	U	Same as 2, also verify through parallel programming interface is disabled.
4	U	U	Р	Same as 3, also external execution is disabled.

#### Table 18. Program Lock bit

Program Lock bits

U: unprogrammed

P: programmed

WARNING: Security level 2 and 3 should only be programmed after Flash and Core verification.

Program Lock bits

These security bits protect the code access through the parallel programming interface. They are set by default to level 4.



#### **10.3 Hardware Boot Process**

At the falling edge of RESET, the bit ENBOOT in AUXR1 register is initialized with the value of Boot Loader Jump Bit (BLJB).

Further at the falling edge of RESET if the following conditions (called hardware condition) are detected:

- PSEN low,
- EA high,
- ALE high(or not connected).

FCON register is initialized with the value 00h and the program in FM1 can be executed.

If no hardware condition is detected, the FCON register is initialized with the value F0h.

Check of the BLJB value.

- If bit BLJB is set: User application in FM0 will be started at @0000h (standart reset).
- If bit BLJB is cleared: Boot loader will be started at @F800h in FM1.




Figure 28. Hardware Boot Process Algorithm



#### **10.4.** Software boot process example

Many algorithms can be used for the software boot process. Before describing them, some explications are needed for the utility of different flags and bytes availabel.

#### Boot Loader Jump Bit (BLJB):

- This bit indicates if on RESET the user wants jump on his application at address @0000h on FM0 or execute the boot loader at address @F800h on FM1.

- BSB = 0 on the first used.
- To read or modified this bit, the APIs are used.

#### Boot Vector Address (BVA):

- This byte contains the msb of the user boot loader address in FMO.
- The default value of BVA is FFh (no user boot loader in FM0).
- To read and modified this byte, the APIs are used.

#### Extra Byte (EB):

- This bit is reserved for future use.
- To read and modified this byte, the APIs are used.

#### Example of software boot process in FM1 (see Figure 29)

In this example the Extra Byte (EB) is a configuration bit which forces the user boot loader execution even on the hardware condition.






Figure 29. Example of Software Boot process



### 10.5. 2 Application-Programming-Interface

Several Application Program Interface (API) calls are available for use by an application program to permit selective erasing and programming of FLASH pages. All calls are made by functions.

API CALL	Description
PROGRAM DATA BYTE	Write a byte in flash memory
PROGRAM DATA PAGE	Write a page (128 bytes) in flash memory
PROGRAM EEPROM BYTE	Write a byte in Eeprom memory
ERASE BLOCK	Erase all flash memory
ERASE STATUS BIT (BSB)	Erase the status bit
ERASE BOOT VECTOR (BVA)	Erase the boot vector
PROGRAM STATUS BIT (BSB)	Write the status bit
PROGRAM BOOT VECTOR (BVA)	Write the boot vector
PROGRAM EXTRA BYTE (EB)	Write the extra byte
READ DATA BYTE	
READ EEPROM BYTE	
READ FAMILY CODE	
READ MANUFACTURER CODE	
READ PRODUCT NAME	
READ REVISION NUMBER	
READ STATUS BIT (BSB)	Read the status bit
READ BOOT VECTOR (BVA)	Read the boot vector
READ EXTRA BYTE (EB)	Read the extra byte
PROGRAM X2	Write the hardware flag for X2 mode
ERASE X2	Erase the hardware flag for X2 mode
READ X2	Read the hardware flag for X2 mode



## **10.6.** Application remarks

- After loading a new program using by the boot loader, the BLJB bit must be set to allow user application to start at RESET.
- A user bootloader can be mapped at address [BVA]00h. The byte BVA contains the high byte of the boot address, and can be read and written by API.
- The API can be called during user application, without disabling interrupt. The interrupts are disabled by some APIs, for complex operations.



### 10.7. XROW Bytes

Mnemonic	Description	Default value	Address
BVA	Boot Vector Address	F8h	01h
SSB	Software Security Byte	FFh	05h
EB	Extra Byte	FFh	06h
	Copy of the Manufacturer Code	58h	30h
	Copy of the Device ID#1: Family code	D7h	31h
	Copy of the Device ID#2:Memories size and type	F7h	60h
	Copy of the Device ID#3:Name and Revision	FFh	61h

Table 19. Xrow mapping

#### **BVA** register

Boot Vector Address

7	6	5	4	3	2	1	0
ADD 7	ADD 6	ADD 5	ADD 4	ADD 3	ADD 2	ADD 1	ADD 0
Bit Number     Bit Mnemonic     Description							
7-0	ADD7:0	MSB of user boot loader address location					

#### Default value after erasing chip: FFh

NOTE:

Only accessed by the API or in the parallel programming mode.

#### Figure 30. BVA Register

#### **EB register** EXTRA BYTE

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-
Bit Number	Bit Mnemonic		Description				
7-0	-	User definition					

Default value after erasing chip: FFh NOTE:

TOnly accessed by the API or in the parallel programming mode.

Figure 31. EB Register



## 10.8. Hardware Byte

7	6	5	4	3	2	1	0	
X2B	BLJB	-	-	-	LB2	LB1	LB0	
Bit Number	Bit Mnemonic		Description					
7	X2B		<b>K2 Bit</b> Set this bit to start in standard mode Clear this bit to start in X2 mode.					
6	BLJB		Soot Status Bit Set this bit to start the user's application on next RESET (@0000h) located in FM0, Clear this bit to start the boot loader(@F800h) located in FM1.					
5-3	-	Reserved The value re	Reserved The value read from these bits are indeterminate.					
2-0	LB2:0	Lock Bits		lock Bits				

### Default value after erasing chip: FFh

#### NOTE:

Only the 4 MSB bits can be access by software. The 4 LSB bits can only be access by parallel mode.

#### Figure 32. Hardware byte



# 11. Serial I/O Port

The T89C51CC01 I/O serial port is compatible with the I/O serial port in the 80C52.

It provides both synchronous and asynchronous communication modes. It operates as a Universal Asynchronous Receiver and Transmitter (UART) in three full-duplex modes (Modes 1, 2 and 3). Asynchronous transmission and reception can occur simultaneously and at different baud rates

Serial I/O port includes the following enhancements:

- Framing error detection
- Automatic address recognition





Figure 33. Serial I/O Port Block Diagram

#### **11.1. Framing Error Detection**

Framing bit error detection is provided for the three asynchronous modes. To enable the framing bit error detection feature, set SMOD0 bit in PCON register.



#### Figure 34. Framing Error Block Diagram

When this feature is enabled, the receiver checks each incoming data frame for a valid stop bit. An invalid stop bit may result from noise on the serial lines or from simultaneous transmission by two CPUs. If a valid stop bit is not found, the Framing Error bit (FE) in SCON register bit is set.



The software may examine the FE bit after each reception to check for data errors. Once set, only software or a reset clears the FE bit. Subsequently received frames with valid stop bits cannot clear the FE bit. When the FE feature is enabled, RI rises on the stop bit instead of the last data bit (See Figure 35. and Figure 36.).




Figure 35. UART Timing in Mode 1




Figure 36. UART Timing in Modes 2 and 3

### 11.2. Automatic Address Recognition

The automatic address recognition feature is enabled when the multiprocessor communication feature is enabled (SM2 bit in SCON register is set).

Implemented in the hardware, automatic address recognition enhances the multiprocessor communication feature by allowing the serial port to examine the address of each incoming command frame. Only when the serial port recognizes its own address will the receiver set the RI bit in the SCON register to generate an interrupt. This ensures that the CPU is not interrupted by command frames addressed to other devices.

If necessary, you can enable the automatic address recognition feature in mode 1. In this configuration, the stop bit takes the place of the ninth data bit. Bit RI is set only when the received command frame address matches the device's address and is terminated by a valid stop bit.

To support automatic address recognition, a device is identified by a given address and a broadcast address.

NOTE: The multiprocessor communication and automatic address recognition features cannot be enabled in mode 0 (i.e. setting SM2 bit in SCON register in mode 0 has no effect).



#### 11.3. Given Address

Each device has an individual address that is specified in the SADDR register; the SADEN register is a mask byte that contains don't-care bits (defined by zeros) to form the device's given address. The don't-care bits provide the flexibility to address one or more slaves at a time. The following example illustrates how a given address is formed. To address a device by its individual address, the SADEN mask byte must be 1111 1111b. For example:

SADDR	0101	0110b
<u>SADEN</u>	1111	1100b
Given	0101	01XXb

Here is an example of how to use given addresses to address different slaves:

Slave A:	SADDR <u>SADEN</u> Given	1111 0001b <u>1111 1010b</u> 1111 0X0Xb
Slave B:	SADDR <u>SADEN</u> Given	1111 0011b <u>1111 1001b</u> 1111 0XX1b
Slave C:	SADDR <u>SADEN</u> Given	1111 0010b <u>1111 1101b</u> 1111 00X1b

The SADEN byte is selected so that each slave may be addressed separately.

For slave A, bit 0 (the LSB) is a don't-care bit; for slaves B and C, bit 0 is a 1. To communicate with slave A only, the master must send an address where bit 0 is clear (e.g. 1111 0000b).

For slave A, bit 1 is a 0; for slaves B and C, bit 1 is a don't care bit. To communicate with slaves A and B, but not slave C, the master must send an address with bits 0 and 1 both set (e.g. 1111 0011b).

To communicate with slaves A, B and C, the master must send an address with bit 0 set, bit 1 clear, and bit 2 clear (e.g. 1111 0001b).

#### 11.4. Broadcast Address

A broadcast address is formed from the logical OR of the SADDR and SADEN registers with zeros defined as don't-care bits, e.g.:

SADDR	0101	0110b
SADEN	1111	1100b
SADDR OR SADEN	1111	111Xb

The use of don't-care bits provides flexibility in defining the broadcast address, however in most applications, a broadcast address is FFh. The following is an example of using broadcast addresses:

Slave A:	SADDR <u>SADEN</u> Given	1111 0001b <u>1111 1010b</u> 1111 1X11b,
Slave B:	SADDR <u>SADEN</u> Given	1111 0011b <u>1111 1001b</u> 1111 1X11B,
Slave C:	SADDR= <u>SADEN</u> Given	1111 0010b <u>1111 1101b</u> 1111 1111b

For slaves A and B, bit 2 is a don't care bit; for slave C, bit 2 is set. To communicate with all of the slaves, the master must send an address FFh. To communicate with slaves A and B, but not slave C, the master can send and address FBh.



## **11.5. REGISTERS**

#### SCON (S:98h)

Serial Control Register

7	6	5	4	3	2	1	0	
FE/SM0	SM1	SM2	REN	TB8	RB8	TI	RI	
Bit Number	Bit Mnemonic			Descr	iption			
7	FE	Clear to res	Framing Error bit (SMOD0=1) Clear to reset the error state, not cleared by a valid stop bit. Set by hardware when an invalid stop bit is detected.					
	SM0	-	de bit 0 (SMODO 11 for serial port	,				
6	SM1	Serial port Mo <u>SM1</u> 0 0 1 1 1						
5	SM2	Clear to dis	able multiprocess	or communication	<b>fication Enable bi</b> feature. ature in mode 2 and			
4	REN		<b>ble bit</b> able serial recepti le serial reception					
3	TB8	Clear to tra	t 8 / Ninth bit to nsmit a logic 0 in mit a logic 1 in th		es 2 and 3			
2	RB8	Cleared by	hardware if 9th b	ved in modes 2 ar it received is a log ceived is a logic 1	gic 0.			
1	TI	Transmit Interrupt flag Clear to acknowledge interrupt. Set by hardware at the end of the 8th bit time in mode 0 or at the beginning of the stop bit in the othe modes.				p bit in the other		
0	RI	Clear to ack	Receive Interrupt flag Clear to acknowledge interrupt. Set by hardware at the end of the 8th bit time in mode 0, see Figure 35. and Figure 36. in the other modes.					

**Reset Value = 0000 0000b** Bit addressable

Figure 37. SCON Register



SADEN (S:B9h)

Slave Address Mask Register

7	6	5	4	3	2	1	0
Bit Number	Bit Mnemonic		Description				
7-0		Mask Data for	Slave Individual	Address			

#### **Reset Value = 0000 0000b**

Not bit addressable

#### Figure 38. SADEN Register

#### SADDR (S:A9h)

Slave Address Register

7	6	5	4	3	2	1	0
Bit Number	Bit Mnemonic		Description				
7-0		Slave Individual	l Address				

**Reset Value = 0000 0000b** 

Not bit addressable

#### Figure 39. SADDR Register

#### SBUF (S:99h)

Serial Data Buffer

7	6	5	4	3	2	1	0
Bit Number	Bit Mnemonic			Descr	iption		
7-0		Data sent/receiv	ed by Serial I/O	Port			

**Reset Value = 0000 0000b** 

Not bit addressable

Figure 40. SBUF Register



#### PCON (S:87h)

Power Control Register

7	6	5	4	3	2	1	0
SMOD1	SMOD0	-	POF	GF1	GF0	PD	IDL

Bit Number	Bit Mnemonic	Description
7	SMOD1	Serial port Mode bit 1 Set to select double baud rate in mode 1, 2 or 3.
6	SMOD0	Serial port Mode bit 0 Clear to select SM0 bit in SCON register. Set to select FE bit in SCON register.
5	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
4	POF	Power-Off Flag Clear to recognize next reset type. Set by hardware when VCC rises from 0 to its nominal voltage. Can also be set by software.
3	GF1	General purpose Flag Cleared by user for general purpose usage. Set by user for general purpose usage.
2	GF0	General purpose Flag Cleared by user for general purpose usage. Set by user for general purpose usage.
1	PD	Power-Down mode bit Cleared by hardware when reset occurs. Set to enter power-down mode.
0	IDL	Idle mode bit           Clear by hardware when interrupt or reset occurs.           Set to enter idle mode.

#### Reset Value = 00X1 0000b

Not bit addressable

#### Figure 41. PCON Register



# **12. Timers/Counters**

### 12.1. Introduction

The T89C51CC01 implements two general-purpose, 16-bit Timers/Counters. They are identified as Timer 0 and Timer 1, and can be independently configured to operate in a variety of modes as a Timer or as an event Counter. When operating as a Timer, the Timer/Counter runs for a programmed length of time, then issues an interrupt request. When operating as a Counter, the Timer/Counter counts negative transitions on an external pin. After a preset number of counts, the Counter issues an interrupt request.

The various operating modes of each Timer/Counter are described in the following sections.

### **12.2. Timer/Counter Operations**

For instance, a basic operation is Timer registers THx and TLx (x=0, 1) connected in cascade to form a 16-bit Timer. Setting the run control bit (TRx) in TCON register (see Figure 47) turns the Timer on by allowing the selected input to increment TLx. When TLx overflows it increments THx; when THx overflows it sets the Timer overflow flag (TFx) in TCON register. Setting the TRx does not clear the THx and TLx Timer registers. Timer registers can be accessed to obtain the current count or to enter preset values. They can be read at any time but TRx bit must be cleared to preset their values, otherwise the behavior of the Timer/Counter is unpredictable.

The C/Tx# control bit selects Timer operation or Counter operation by selecting the divided-down peripheral clock or external pin Tx as the source for the counted signal. TRx bit must be cleared when changing the mode of operation, otherwise the behavior of the Timer/Counter is unpredictable.

For Timer operation (C/Tx#= 0), the Timer register counts the divided-down peripheral clock. The Timer register is incremented once every peripheral cycle (6 peripheral clock periods). The Timer clock rate is  $F_{PER}$  / 6, i.e.  $F_{OSC}$  / 12 in standard mode or  $F_{OSC}$  / 6 in X2 mode.

For Counter operation (C/Tx#= 1), the Timer register counts the negative transitions on the Tx external input pin. The external input is sampled every peripheral cycles. When the sample is high in one cycle and low in the next one, the Counter is incremented. Since it takes 2 cycles (12 peripheral clock periods) to recognize a negative transition, the maximum count rate is  $F_{PER} / 12$ , i.e.  $F_{OSC} / 24$  in standard mode or  $F_{OSC} / 12$  in X2 mode. There are no restrictions on the duty cycle of the external input signal, but to ensure that a given level is sampled at least once before it changes, it should be held for at least one full peripheral cycle.

### 12.3. Timer 0

Timer 0 functions as either a Timer or event Counter in four modes of operation. Figure 42 to Figure 45 show the logical configuration of each mode.

Timer 0 is controlled by the four lower bits of TMOD register (see Figure 48) and bits 0, 1, 4 and 5 of TCON register (see Figure 47). TMOD register selects the method of Timer gating (GATE0), Timer or Counter operation (T/C0#) and mode of operation (M10 and M00). TCON register provides Timer 0 control functions: overflow flag (TF0), run control bit (TR0), interrupt flag (IE0) and interrupt type control bit (IT0).

For normal Timer operation (GATE0= 0), setting TR0 allows TL0 to be incremented by the selected input. Setting GATE0 and TR0 allows external pin INT0# to control Timer operation.

Timer 0 overflow (count rolls over from all 1s to all 0s) sets TF0 flag generating an interrupt request.

It is important to stop Timer/Counter before changing mode.

#### 12.3.1. Mode 0 (13-bit Timer)

Mode 0 configures Timer 0 as an 13-bit Timer which is set up as an 8-bit Timer (TH0 register) with a modulo 32 prescaler implemented with the lower five bits of TL0 register (see Figure 42). The upper three bits of TL0 register are indeterminate and should be ignored. Prescaler overflow increments TH0 register.








Figure 42. Timer/Counter x (x= 0 or 1) in Mode 0

#### 12.3.2. Mode 1 (16-bit Timer)

Mode 1 configures Timer 0 as a 16-bit Timer with TH0 and TL0 registers connected in cascade (see Figure 43). The selected input increments TL0 register.




Figure 43. Timer/Counter x (x= 0 or 1) in Mode 1

#### 12.3.3. Mode 2 (8-bit Timer with Auto-Reload)

Mode 2 configures Timer 0 as an 8-bit Timer (TL0 register) that automatically reloads from TH0 register (see Figure 44). TL0 overflow sets TF0 flag in TCON register and reloads TL0 with the contents of TH0, which is preset by software. When the interrupt request is serviced, hardware clears TF0. The reload leaves TH0 unchanged. The next reload value may be changed at any time by writing it to TH0 register.




Figure 44. Timer/Counter x (x= 0 or 1) in Mode 2



#### 12.3.4. Mode 3 (Two 8-bit Timers)

Mode 3 configures Timer 0 such that registers TL0 and TH0 operate as separate 8-bit Timers (see Figure 45). This mode is provided for applications requiring an additional 8-bit Timer or Counter. TL0 uses the Timer 0 control bits C/T0# and GATE0 in TMOD register, and TR0 and TF0 in TCON register in the normal manner. TH0 is locked into a Timer function (counting  $F_{PER}$  /6) and takes over use of the Timer 1 interrupt (TF1) and run control (TR1) bits. Thus, operation of Timer 1 is restricted when Timer 0 is in mode 3.




Figure 45. Timer/Counter 0 in Mode 3: Two 8-bit Counters

### 12.4. Timer 1

Timer 1 is identical to Timer 0 excepted for Mode 3 which is a hold-count mode. Following comments help to understand the differences:

- Timer 1 functions as either a Timer or event Counter in three modes of operation. Figure 42 to Figure 44 show the logical configuration for modes 0, 1, and 2. Timer 1's mode 3 is a hold-count mode.
- Timer 1 is controlled by the four high-order bits of TMOD register (see Figure 48) and bits 2, 3, 6 and 7 of TCON register (see Figure 47). TMOD register selects the method of Timer gating (GATE1), Timer or Counter operation (C/T1#) and mode of operation (M11 and M01). TCON register provides Timer 1 control functions: overflow flag (TF1), run control bit (TR1), interrupt flag (IE1) and interrupt type control bit (IT1).
- Timer 1 can serve as the Baud Rate Generator for the Serial Port. Mode 2 is best suited for this purpose.
- For normal Timer operation (GATE1= 0), setting TR1 allows TL1 to be incremented by the selected input. Setting GATE1 and TR1 allows external pin INT1# to control Timer operation.
- Timer 1 overflow (count rolls over from all 1s to all 0s) sets the TF1 flag generating an interrupt request.
- When Timer 0 is in mode 3, it uses Timer 1's overflow flag (TF1) and run control bit (TR1). For this situation, use Timer 1 only for applications that do not require an interrupt (such as a Baud Rate Generator for the Serial Port) and switch Timer 1 in and out of mode 3 to turn it off and on.
- It is important to stop Timer/Counter before changing mode.

#### 12.4.1. Mode 0 (13-bit Timer)

Mode 0 configures Timer 1 as a 13-bit Timer, which is set up as an 8-bit Timer (TH1 register) with a modulo-32 prescaler implemented with the lower 5 bits of the TL1 register (see Figure 42). The upper 3 bits of TL1 register are ignored. Prescaler overflow increments TH1 register.



#### **12.4.2. Mode 1 (16-bit Timer)**

Mode 1 configures Timer 1 as a 16-bit Timer with TH1 and TL1 registers connected in cascade (see Figure 43). The selected input increments TL1 register.

#### 12.4.3. Mode 2 (8-bit Timer with Auto-Reload)

Mode 2 configures Timer 1 as an 8-bit Timer (TL1 register) with automatic reload from TH1 register on overflow (see Figure 44). TL1 overflow sets TF1 flag in TCON register and reloads TL1 with the contents of TH1, which is preset by software. The reload leaves TH1 unchanged.

#### 12.4.4. Mode 3 (Halt)

Placing Timer 1 in mode 3 causes it to halt and hold its count. This can be used to halt Timer 1 when TR1 run control bit is not available i.e. when Timer 0 is in mode 3.

#### 12.5. Interrupt

Each Timer handles one interrupt source that is the timer overflow flag TF0 or TF1. This flag is set every time an overflow occurs. Flags are cleared when vectoring to the Timer interrupt routine. Interrupts are enabled by setting ETx bit in IE0 register. This assumes interrupts are globally enabled by setting EA bit in IE0 register.




Figure 46. Timer Interrupt System



### 12.6. Registers

#### **TCON (S:88h)**

Timer/Counter Control Register.

7	6	5	4	3	2	1	0
TF1	TR1	TF0	TR0	IE1	IT1	IEO	IT0

Bit Number	Bit Mnemonic	Description
7	TF1	Timer 1 Overflow Flag         Cleared by hardware when processor vectors to interrupt routine.         Set by hardware on Timer/Counter overflow, when Timer 1 register overflows.
6	TR1	Timer 1 Run Control Bit         Clear to turn off Timer/Counter 1.         Set to turn on Timer/Counter 1.
5	TF0	Timer 0 Overflow Flag         Cleared by hardware when processor vectors to interrupt routine.         Set by hardware on Timer/Counter overflow, when Timer 0 register overflows.
4	TR0	Timer 0 Run Control Bit         Clear to turn off Timer/Counter 0.       Set to turn on Timer/Counter 0.
3	IE1	Interrupt 1 Edge Flag Cleared by hardware when interrupt is processed if edge-triggered (see IT1). Set by hardware when external interrupt is detected on INT1# pin.
2	IT1	Interrupt 1 Type Control Bit Clear to select low level active (level triggered) for external interrupt 1 (INT1#). Set to select falling edge active (edge triggered) for external interrupt 1.
1	IEO	Interrupt 0 Edge Flag Cleared by hardware when interrupt is processed if edge-triggered (see IT0). Set by hardware when external interrupt is detected on INT0# pin.
0	ITO	Interrupt 0 Type Control Bit Clear to select low level active (level triggered) for external interrupt 0 (INT0#). Set to select falling edge active (edge triggered) for external interrupt 0.

**Reset Value= 0000 0000b** 

#### Figure 47. TCON Register



#### TMOD (S:89h)

Timer/Counter Mode Control Register.

7	6	5	4	3	2	1	0					
GATE1	C/T1#	M11	M01	GATE0	С/Т0#	M10	M00					
Bit Number	Bit Mnemonic		Description									
7	GATE1	Clear to ena	imer 1 Gating Control Bit Clear to enable Timer 1 whenever TR1 bit is set. Set to enable Timer 1 only while INT1# pin is high and TR1 bit is set.									
6	C/T1#	Clear for Ti	Clear for Timer Operation: Timer 1 counts the divided-down system clock.           Set for Counter operation: Timer 1 counts negative transitions on external pin T1.									
5	M11											
4	M01	$ \begin{array}{cccc} 0 & 1 \\ 1 & 0 \\ 1 & 1 \end{array} $	1 0 Mode 2: 8-bit auto-reload Timer/Counter (TL1). Reloaded from TH1 at overflow.									
3	GATE0	Clear to ena	Timer 0 Gating Control Bit         Clear to enable Timer 0 whenever TR0 bit is set.         Set to enable Timer/Counter 0 only while INT0# pin is high and TR0 bit is set.									
2	C/T0#	Clear for Ti	Timer 0 Counter/Timer Select Bit Clear for Timer operation: Timer 0 counts the divided-down system clock. Set for Counter operation: Timer 0 counts negative transitions on external pin T0.									
1	M10	M10         M00           0         0	<u>O Operating m</u> Mode 0: 8-t	oit Timer/Counter (	· · ·	rescaler (TL0).						
0	M00	$     \begin{array}{ccc}       0 & 1 \\       1 & 0 \\       1 & 1 \\     \end{array} $	<ul> <li>0 1 Mode 1: 16-bit Timer/Counter.</li> <li>1 0 Mode 2: 8-bit auto-reload Timer/Counter (TL0). Reloaded from TH0 at overflow.</li> </ul>									

#### **Reset Value= 0000 0000b**

#### Figure 48. TMOD Register

#### TH0 (S:8Ch)

Timer 0 High Byte Register.

7	6	5	4	3	2	1	0			
Bit Number	Bit Mnemonic	Description								
7:0		High Byte of Ti	mer 0.							

**Reset Value= 0000 0000b** 





#### TL0 (S:8Ah)

Timer 0 Low Byte Register.										
7	6	5	4	3	2	1	0			
Bit Number	Bit Mnemonic Description									
7:0		Low Byte of Timer 0.								

#### **Reset Value= 0000 0000b**

#### Figure 50. TL0 Register

#### TH1 (S:8Dh)

Timer 1 High Byte Register.

7	6	5	4	3	2	1	0			
Bit Number	Bit Mnemonic		Description							
7:0		High Byte of Ti	mer 1.							

**Reset Value= 0000 0000b** 

Figure 51. TH1 Register

#### TL1 (S:8Bh)

Timer 1 Low Byte Register.

7	6	5	4	3	2	1	0			
Bit Number	Bit Mnemonic		Description							
7:0		Low Byte of Ti	mer 1.							

**Reset Value= 0000 0000b** 

Figure 52. TL1 Register





# 13. Timer 2

## **13.1. Introduction**

The T89C51CC01 timer 2 is compatible with timer 2 in the 80C52.

It is a 16-bit timer/counter: the count is maintained by two eight-bit timer registers, TH2 and TL2 that are cascadeconnected. It is controlled by T2CON register (See Table 55) and T2MOD register (See Table 56). Timer 2 operation is similar to Timer 0 and Timer 1. C/T2 selects  $F_{OSC}/6$  (timer operation) or external pin T2 (counter operation) as timer register input. Setting TR2 allows TL2 to be incremented by the selected input.

Timer 2 includes the following enhancements:

- Auto-reload mode (up or down counter)
- Programmable clock-output

#### **13.2.** Auto-Reload Mode

The auto-reload mode configures timer 2 as a 16-bit timer or event counter with automatic reload. This feature is controlled by the DCEN bit in T2MOD register (See Table 56). Setting the DCEN bit enables timer 2 to count up or down as shown in Figure 53. In this mode the T2EX pin controls the counting direction.

When T2EX is high, timer 2 up-counts. Timer overflow occurs at FFFFh which sets the TF2 flag and generates an interrupt request. The overflow also causes the 16-bit value in RCAP2H and RCAP2L registers to be loaded into the timer registers TH2 and TL2.

When T2EX is low, timer 2 down-counts. Timer underflow occurs when the count in the timer registers TH2 and TL2 equals the value stored in RCAP2H and RCAP2L registers. The underflow sets TF2 flag and reloads FFFFh into the timer registers.

The EXF2 bit toggles when timer 2 overflow or underflow, depending on the direction of the count. EXF2 does not generate an interrupt. This bit can be used to provide 17-bit resolution.






Figure 53. Auto-Reload Mode Up/Down Counter

#### 13.3. Programmable Clock-Output

In clock-out mode, timer 2 operates as a 50%-duty-cycle, programmable clock generator (See Figure 54). The input clock increments TL2 at frequency  $F_{OSC}/2$ . The timer repeatedly counts to overflow from a loaded value. At overflow, the contents of RCAP2H and RCAP2L registers are loaded into TH2 and TL2. In this mode, timer 2 overflows do not generate interrupts. The formula gives the clock-out frequency depending on the system oscillator frequency and the value in the RCAP2H and RCAP2L registers:

$$Clock - OutFrequency = \frac{F_{osc} \times 2^{x2}}{4 \times (65536 - RCAP2H/RCAP2L)}$$

NOTE: X2 bit is located in CKCON register. In X2 mode,  $F_{OSC}=F_{XTAL}$ . In standard mode,  $F_{OSC}=F_{XTAL}/2$ .

For a 16 MHz system clock, timer 2 has a programmable frequency range of 61 Hz ( $F_{OSC}/2^{16}$ ) to 4 MHz ( $F_{OSC}/4$ ). The generated clock signal is brought out to T2 pin (P1.0).

Timer 2 is programmed for the clock-out mode as follows:

- Set T2OE bit in T2MOD register.
- Clear  $C/\overline{T2}$  bit in T2CON register.
- Determine the 16-bit reload value from the formula and enter it in RCAP2H/RCAP2L registers.



- Enter a 16-bit initial value in timer registers TH2/TL2. It can be the same as the reload value or different depending on the application.
- To start the timer, set TR2 run control bit in T2CON register.

It is possible to use timer 2 as a baud rate generator and a clock generator simultaneously. For this configuration, the baud rates and clock frequencies are not independent since both functions use the values in the RCAP2H and RCAP2L registers.




Figure 54. Clock-Out Mode



#### 13.4. Registers

#### T2CON (S:C8h)

Timer 2 Control Register

7	6	5	4	3	2	1	0	
TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2#	CP/RL2#	
Bit Number	Bit Mnemonic			Descr	iption			
7	TF2	Must be clea	w Flag et if RCLK=1 or ared by software. ware on timer 2 o					
6	EXF2	Set to cause	capture or a reloa	d is caused by a r or to timer 2 inter	Ų	1		
5	RCLK	Clear to use	Receive Clock bit Clear to use timer 1 overflow as receive clock for serial port in mode 1 or 3. Set to use timer 2 overflow as receive clock for serial port in mode 1 or 3.					
4	TCLK		timer 1 overflow	as transmit clock s transmit clock for				
3	EXEN2	Ų	ore events on T2H capture or reload	EX pin for timer 2 when a negative tra	1	in is detected, if tir	ner 2 is not used to	
2	TR2	Clear to turn	Timer 2 Run control bit Clear to turn off timer 2. Set to turn on timer 2.					
1	C/T2#	Clear for tin	<b>Timer/Counter 2 select bit</b> Clear for timer operation (input from internal clock system: F <sub>OSC</sub> ). Set for counter operation (input from T2 input pin).					
0	CP/RL2#	Clear to auto	or TCLK=1, CP/F o-reload on timer	RL2# is ignored an 2 overflows or ne nsitions on T2EX	gative transitions	on T2EX pin if l		

#### **Reset Value = 0000 0000b** Bit addressable

#### Figure 55. T2CON Register



T2MOD (S:C9h)

Timer 2 Mode Control Register

7	6	5	4	3	2	1	0
-	-	-	-	-	-	T2OE	DCEN

Bit Number	Bit Mnemonic	Description
7	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
6	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
5	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
4	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
3	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
2	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
1	T2OE	Timer 2 Output Enable bit           Clear to program P1.0/T2 as clock input or I/O port.           Set to program P1.0/T2 as clock output.
0	DCEN	Down Counter Enable bit Clear to disable timer 2 as up/down counter. Set to enable timer 2 as up/down counter.

#### **Reset Value = XXXX XX00b**

Not bit addressable

#### Figure 56. T2MOD Register

#### TH2 (S:CDh)

Timer 2 High Byte Register

7	6	5	4	3	2	1	0		
-	-	-	-	-	-	-	-		
Bit Number	Bit Mnemonic	c Description							
7-0		High Byte of Tir	High Byte of Timer 2.						

**Reset Value = 0000 0000b** Not bit addressable

Figure 57. TH2 Register



Timer 2 Low Byte Register

7	6	5	4	3	2	1	0		
-	-	-	-	-	-	-	-		
Bit Number	Bit Mnemonic		Description						
7-0		Low Byte of Tin	mer 2.						

#### **Reset Value = 0000 0000b**

Not bit addressable

#### Figure 58. TL2 Register

#### RCAP2H (S:CBh)

Timer 2 Reload/Capture High Byte Register

7	6	5	4	3	2	1	0		
-	-	-	-	-	-	-	-		
Bit Number	Bit Mnemonic		Description						
7-0		High Byte of Ti	High Byte of Timer 2 Reload/Capture.						

#### **Reset Value = 0000 0000b**

Not bit addressable

#### Figure 59. RCAP2H Register

#### RCAP2L (S:CAh)

Timer 2 Reload/Capture Low Byte Register

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-
Bit Number	Bit Number Bit Mnemonic Description						

Bit Number	Bit Mnemonic	Description
7-0		Low Byte of Timer 2 Reload/Capture.

#### **Reset Value = 0000 0000b**

Not bit addressable

Figure 60. RCAP2L Register



#### 14. WatchDog Timer

#### 14.1. Introduction

T89C51CC01 contains a powerful programmable hardware WatchDog Timer (WDT) that automatically resets the chip if it software fails to reset the WDT before the selected time interval has elapsed. It permits large Time-Out ranking from 16ms to 2s @Fosc = 12MHz.

This WDT consist of a 14-bit counter plus a 7-bit programmable counter, a WatchDog Timer reset register (WDTRST) and a WatchDog Timer programming (WDTPRG) register. When exiting reset, the WDT is -by defaultdisable. To enable the WDT, the user has to write the sequence 1EH and E1H into WDRST register. When the WatchDog Timer is enabled, it will increment every machine cycle while the oscillator is running and there is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When WDT overflows, it will generate an output RESET pulse at the RST pin. The RESET pulse duration is  $96xT_{OSC}$ , where  $T_{OSC}=1/F_{OSC}$ . To make the best use of the WDT, it should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset.




Figure 61. WatchDog Timer



#### 14.2. WatchDog Programming

The three lower bits (S0, S1, S2) located into WDTPRG register permits to program the WDT duration.

S2	S1	S0	Machine Cycle Count
0	0	0	2 <sup>14</sup> - 1
0	0	1	2 <sup>15</sup> - 1
0	1	0	2 <sup>16</sup> - 1
0	1	1	2 <sup>17</sup> - 1
1	0	0	2 <sup>18</sup> - 1
1	0	1	2 <sup>19</sup> - 1
1	1	0	2 <sup>20</sup> - 1
1	1	1	2 <sup>21</sup> - 1

#### Table 20. Machine Cycle Count

To compute WD Time-Out, the following formula is applied:

$$FTime - Out = \frac{F_{XTAL}}{12 \times ((2^{14} \times 2^{Svalue}) - 1))}$$

Note: Svalue represents the decimal value of (S2 S1 S0)

Find Hereafter computed Time-Out value for  $\text{Fosc}_{\text{XTAL}}$  = 12MHz

Table	21.	<b>Time-Out</b>	Computation
-------	-----	-----------------	-------------

S2	S1	S0	Fosc=12MHz	Fosc=16MHz	Fosc=20MHz
0	0	0	16.38 ms	12.28 ms	9.82 ms
0	0	1	32.77 ms	24.57 ms	19.66 ms
0	1	0	65.54 ms	49.14 ms	39.32 ms
0	1	1	131.07 ms	98.28 ms	78.64 ms
1	0	0	262.14 ms	196.56 ms	157.28 ms
1	0	1	524.29 ms	393.12 ms	314.56 ms
1	1	0	1.05 s	786.24 ms	629.12 ms
1	1	1	2.10 s	1.57 s	1.25 ms



#### 14.3. WatchDog Timer during Power down mode and Idle

In Power Down mode the oscillator stops, which means the WDT also stops. While in Power Down mode the user does not need to service the WDT. There are 2 methods of exiting Power Down mode: by a hardware reset or via a level activated external interrupt which is enabled prior to entering Power Down mode. When Power Down is exited with hardware reset, servicing the WDT should occur as it normally does whenever T89C51CC01 is reset. Exiting Power Down with an interrupt is significantly different. The interrupt is held low long enough for the oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To prevent the WDT from resetting the device while the interrupt pin is held low, the WDT is not started until the interrupt is pulled high. It is suggested that the WDT be reset during the interrupt service for the interrupt used to exit Power Down. To ensure that the WDT does not overflow within a few states of exiting of powerdown, it is best to reset the

WDT just before entering powerdown.

In the Idle mode, the oscillator continues to run. To prevent the WDT from resetting T89C51CC01 while in Idle mode, the user should always set up a timer that will periodically exit Idle, service the WDT, and re-enter Idle mode.



#### 14.4. Register

#### WDTPRG (S:A7h)

WatchDog Timer Duration Programming register

7	6	5	4	3	2	1	0
-	-	-	-	-	S2	S1	<b>S0</b>

Bit Number	Bit Mnemonic	Description
7	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
6	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
5	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
4	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
3	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
2	S2	WatchDog Timer Duration selection bit 2 Work in conjunction with bit 1 and bit 0.
1	S1	WatchDog Timer Duration selection bit 1 Work in conjunction with bit 2 and bit 0.
0	SO	WatchDog Timer Duration selection bit 0 Work in conjunction with bit 1 and bit 2.

#### Reset Value = XXXX X000b

#### Figure 62. WDTPRG Register

#### WDTRST (S:A6h Write only)

WatchDog Timer Enable register

7	6	5	4	3	2	1	0		
-	-	-	-	-	-	-	-		
Bit Number	Bit Mnemonic		Description						
7	-	Watchdog Cont	rol Value						

#### **Reset Value = 1111 1111b**

#### NOTE:

.

The WDRST register is used to reset/enable the WDT by writing 1EH then E1H in sequence.

#### Figure 63. WDTRST Register



#### **15. Atmel CAN Controller**

#### **15.1. INTRODUCTION**

The Atmel CAN Controller provides all the features required to implement the serial communication protocol CAN as defined by the BOSCH GmbH. The CAN specifications as referred to in ISO/11898 (2.0A & 2.0B) for high speed and ISO/11519-2 for low speed are applied. The CAN Controller is able to handle all types of frames (Data, Remote, Error and Overload) and achieves a bitrate of 1 Mbit/s at 8MHz Crystal frequency in X2 mode.

#### **15.2. CAN Controller Description**

The CAN Controller accesses are made through SFR.

Several operations are possible by SFR:

arithmetic and logic operations, transfers and program control (SFR is accessible by direct addressing).

15 independent channels are implemented, a pagination system manages their accesses.

Any channel can be programmed in a reception buffer block (even non-consecutive buffers). For the reception of defined messages one or several receiver channels can be masked without participating in the buffer feature. An IT is generated when the buffer is full. The frames following the buffer-full interrupt will not be taken into account until at least one of the buffer channels is re-enabled in reception. Higher priority of a channel for reception or transmission is given to the lower channel number.

The programmable 16-bit Timer (CANTIMER) is used to stamp each received and sent message in the CANSTMP register. This timer starts counting as soon as the CAN controller is enabled by the ENA bit in the CANGCON register.

The Time Trigger Communication (TTC) protocol is supported by the T89C51CC01.




Figure 64. CAN Controller block diagram



#### 15.3. CAN Controller Mailbox and Registers Organization

A pagination allows management of the 177 registers and the 120 (15x8) bytes of the mailbox via 34 SFR's. All actions on channel window SFRs are reflected to the corresponding channel registers.




Figure 65. CAN Controller memory organization



#### 15.3.1. Working on Channels

The Page Channel register (CANPAGE) is used to select one of the 15 channels. Then, Channel Control (CANCONCH) and Channel Status (CANSTCH) are available for this selected channel number in the corresponding SFRs. A single register (CANMSG) is used for the message. The maibox pointer is managed by the Page Channel register with an auto-incrementation at the end of each access. The range of this counter is 8.

Note that the maibox is a pure RAM, dedicated to one channel, without overlap. In most cases, it is not necessary to transfer the received message into the standard memory. The message to be transmitted can be built directly in the maibox. Most calculations or tests can be executed in the mailbox area.

#### 15.3.2. CAN Controller management

In order to enable the CAN Controller correctly the following registers have to be initialized:

- General Control (CANGCON),
- Bit Timing (CANBT 1,2&3),
- And for each page
  - Channel Control (CANCONCH),
  - Channel Status (CANSTCH).

During operation, the CAN Enable Channel registers 1&2 (CANEN 1&2) will give a fast overview of the channel availability.

The CAN messages can be handled by interrupt or polling modes.

A channel can be configured as follows:

- Transmit channel,
- Receive channel,
- Receive buffer channel.
- Disable

This configuration is made in the CONCH field of the CANCONCH register (see Table 22).

When a channel is configured, the corresponding ENCH bit of CANEN 1&2 register is set.

CONCH 1	CONCH 2	Type of channel
0	0	disable
0	1	Transmitter
1	0	Receiver
1	1	Receiver buffer

 Table 22. Configuration for CONCH1:2

When a Transmitter or Receiver action of a channel is finished, the corresponding ENCH bit of the CANEN 1&2 register is cleared. In order to re-enable the channel, it is necessary to re-write the configuration.

Non-consecutive channels can be used for all three types of channels (Transmitter, Receiver and Receiver buffer),



#### 15.3.3. Buffer mode

Any channel can be used to define the buffer, including non-consecutive channels, and with no limitation on length. Each channel of the buffer must be initialized CONCH2 = 1 and CONCH1 = 1;

channel 14	
channel 13	
channel 12	Block buffer
channel 11	
channel 10	buffer 7
channel 9	buffer 6
channel 8	 buffer 5
channel 7	buffer 4
channel 6	• buffer 3
channel 5	buffer 2
channel 4	buffer 1
channel 3	► buffer 0
channel 2	
channel 1	
channel 0	

#### Figure 66. Buffer mode

The same acceptance filter must be defined for each channel of the buffer. When there is no mask on the identifier or the IDE, all messages are accepted.

A received frame will always be stored in the lowest free channel.

When the flag Rxok is set on one of the buffer channels, this channel can then be read by the application. This flag must then be cleared by the software and the channel re-enabled in buffer reception in order to free the channel for the next reception.

The OVRBUF flag in the CANGIT register is set when the buffer is full. This flag can generate an interrupt.

The frames following the buffer-full interrupt will not be taken into account until at least one of the buffer channels is re-enabled in reception.

This flag must be cleared by the software in order to acknowledge the interrupt.



#### 15.4. IT CAN management

The different interrupts are:

- Transmission interrupt,
- Reception interrupt,
- Interrupt on error (bit error, stuff error, crc error, form error, acknowledge error),
- Interrupt when Buffer receive is full,
- Interrupt on overrun of CAN Timer.




Figure 67. CAN Controller interrupt structure



To enable a transmission interrupt:

- Enable General CAN IT in the interrupt system register,
- Enable interrupt by channel, EICHi,
- Enable tranmission interrupt, ENTX.

To enable a reception interrupt:

- Enable General CAN IT in the interrupt system register,
- Enable interrupt by channel, EICHi,
- Enable reception interrupt, ENRX.

To enable an interrupt on channel error:

- Enable General CAN IT in the interrupt system register,
- Enable interrupt by channel, EICHi,
- Enable interrupt on error, ENERCH.

To enable an interrupt on general error:

- Enable General CAN IT in the interrupt system register,
- Enable interrupt on error, ENERG.

To enable an interrupt on Buffer-full condition:

- Enable General CAN IT in the interrupt system register,
- Enable interrupt on Buffer full, ENBUF.

To enable an interrupt when Timer overruns:

• Enable Overrun IT in the interrupt system register.

When an interrupt occurs, the corresponding channel bit is set in the SIT register.

To acknowledge an interrupt, the corresponding CANSTCH bits (RXOK, TXOK,...) or CANGIT bits (OVRTIM, OVRBUF,...), must be cleared by the software application.

When the CAN node is in transmission and detects a Form Error in its frame, a bit Error will also be raised. Consequently, two consecutive interrupts can occur, both due to the same error.

When a channel error occur and set in CANSTCH register, no general error are setting in CANGIE register.



#### 15.5. Bit Timing and BaudRate

The baud rate selection is made by Tbit calculation:

- Tbit = Tsyns + Tprs + Tphs1 + Tphs2
- **1.** Tsyns = Tscl = (BRP[5..0] + 1) / Fcan.
- **2.** Tprs = (1 to 8) \* Tscl = (PRS[2..0] + 1) \* Tscl
- **3.** Tphs1 = (1 to 8) \* Tscl = (PHS1[2..0]+ 1) \* Tscl
- 4. Tphs2 = (1 to 8) \* Tscl = (PHS2[2..0] + 1) \* Tscl
- 5. Tsjw = (1 to 4) \* Tscl = (SJW[1..0] + 1) \* Tscl

The total number of Tscl (Time Quanta) in a bit time is from 8 to 25.




Figure 68. General structure of a bit period

```
example:
For a Baud Rate of 100 kbit/s and Fosc = 12 MHz For have 10 TQ:
BRP = 5
PRS = 2
PHS2 = 2
PHS1 = 2
```



#### 15.6. Fault Confinement

With respect to fault confinement, a unit may be in one of the three following statuses:

- error active,
- error passive,
- bus off.

An error active unit takes part in bus communication and can send an active error frame when the CAN macro detects an error.

An error passive unit cannot send an active error frame. It takes part in bus communication, but when an error is detected, a passive error frame is sent. Also, after a transmission, an error passive unit will wait before initiating further transmission.

A bus off unit is not allowed to have any influence on the bus.

For fault confinement, two error counters (TEC and REC) are implemented.

See CAN Specification for details on Fault confinement.




Figure 69. Line error mode



#### 15.7. Acceptance filter

Upon a reception hit (i.e., a good comparison between the ID+RTR+RB+IDE received and an ID+RTR+RB+IDE specified while taking the comparison mask into account) the ID+RTR+RB+IDE received are written over the ID TAG Registers.




Figure 70. Acceptance filter block diagram


example: For accept only ID = 318h in part A. ID MSK = 111 1111 1111 b ID TAG = 011 0001 1000 b




#### 15.8. Data and Remote frame

Description of the different steps for:


• Data frame,



• Remote frame, with automatic reply,



#### • Remote frame.





#### 15.9. Time Trigger Communication (TTC) and Message Stamping

The T89C51CC01 has a programmable 16-bit Timer (CANTIMH&CANTIML) for message stamp and TTC.

This CAN Timer starts after the CAN controller is enabled by the ENA bit in the CANGCON register.

Two user modes of the timer are implemented:

• Time Trigger Communication:

Catch of this timer in the CANTTCH & CANTTCL registers on SOF or EOF, depending on the SYNCTTC bit in the CANGCON register, when the network is configured in TTC by the TTC bit in the CANGCON register. In this mode, CAN *only sends the frame once, even if an error occurs*.

• Message Stamping

Catch of this timer in the CANSTMPH & CANSTMPL registers of the channel which received or sent the frame. All messages can be stamps.

The stamping of a received frame occurs when the RxOk flag is set.

The stamping of a sent frame occurs when the TxOk flag is set.

The CAN Timer works in a loopback mode (0x0000... 0xFFFF, 0x0000) which serves as a time base to stamp all received or transmitted messages.

When the timer overflows from 0xFFFF to 0x0000, an interrupt is generated if the ETIM bit of the CAN Timer in a micro-controller interrupt system register is set.




Figure 71. Block diagram of CAN Timer



#### 15.10. CAN Autobaud and Listening mode

To activate the Autobaud feature, the AUTOBAUD bit in the CANGCON register is set. In this mode, the CAN controller is only listening to the line without acknowledging the received messages. It cannot send any message. The error flags are updated. The bit timing can be adjusted until no error occurs (good configuration find).

In this mode, the error counters are frozen.

To go back to the standard mode, the AUTOBAUD bit must be cleared by the software.




Figure 72. Autobaud Mode



#### 15.11. CAN SFR's

#### Table 23. CAN SFR's with reset values

	0/8 <sup>(1)</sup>	1/9	2/A	3/B	4/C	5/D	6/E	7/F	
F8h	IPL1 xxxx x000	CH 0000 0000	CCAP0H 0000 0000	CCAP1H 0000 0000	CCAP2H 0000 0000	CCAP3H 0000 0000	CCAP4H 0000 0000		FFh
F0h	B 0000 0000		ADCLK xx00 x000	ADCON 0000 0000	ADDL xxxx xx00	ADDH 0000 0000	ADCF 0000 0000	IPH1 xxxx x000	F7h
E8h	IE1 xxxx x000	CL 0000 0000	CCAP0L 0000 0000	CCAP1L 0000 0000	CCAP2L 0000 0000	CCAP3L 0000 0000	CCAP4L 0000 0000		EFh
E0h	ACC 0000 0000								E7h
D8h	CCON 00xx xx00	CMOD 00xx x000	CCAPM0 x000 0000	CCAPM1 x000 0000	CCAPM2 x000 0000	CCAPM3 x000 0000	CCAPM4 x000 0000		DFh
D0h	PSW 0000 0000	FCON 0000 0000	EECON xxxx xx00						D7h
C8h	T2CON 0000 0000	T2MOD xxxx xx00	RCAP2L 0000 0000	RCAP2H 0000 0000	TL2 0000 0000	TH2 0000 0000	CANEN1 xx00 0000	CANEN2 0000 0000	CFh
C0h	P4 xxxx xx11	CANGIE 0000 0000	CANIE1 xx00 0000	CANIE2 0000 0000	CANIDM1 xxxx xxxx	CANIDM2 xxxx xxxx	CANIDM3 xxxx xxxx	CANIDM4 xxxx xxxx	C7h
B8h	IPL0 x000 0000	SADEN 0000 0000	CANSIT1 0x00 0000	CANSIT2 0000 0000	CANIDT1 xxxx xxxx	CANIDT2 xxxx xxxx	CANIDT3 xxxx xxxx	CANIDT4 xxxx xxxx	BFh
B0h	P3 1111 1111	CANPAGE 0000 0000	CANSTCH xxxx xxxx	CANCONCH xxxx xxxx	CANBT1 xxxx xxxx	CANBT2 xxxx xxxx	CANBT3 xxxx xxxx	IPH0 x000 0000	B7h
A8h	IE0 0000 0000	SADDR 0000 0000	CANGSTA 0000 0000	CANGCON 0000 x000	CANTIML 0000 0000	CANTIMH 0000 0000	CANSTMPL 0000 0000	CANSTMPH 0000 0000	AFh
A0h	P2 1111 1111	CANTCON 0000 0000	AUXR1 0000 0000	CANMSG xxxx xxxx	CANTTCL 0000 0000	CANTTCH 0000 0000	WDTRST 1111 1111	WDTPRG xxxx x000	A7h
98h	SCON 0000 0000	SBUF 0000 0000		CANGIT 0x00 0000	CANTEC 0000 0000	CANREC 0000 0000			9Fh
90h	P1 1111 1111								97h
88h	TCON 0000 0000	TMOD 0000 0000	TL0 0000 0000	TL1 0000 0000	TH0 0000 0000	TH1 0000 0000	AUXR 0000 1000	CKCON 0000 0000	8Fh
80h	P0 1111 1111	SP 0000 0111	DPL 0000 0000	DPH 0000 0000				PCON 0000 0000	87h
	0/8 <sup>(1)</sup>	1/9	2/A	3/B	4/C	5/D	6/E	7/F	-



#### 15.12. Registers

#### CANGCON (S:ABh)

CAN General Control Register

	control regis									
7	6	5	4	3	2	1	0			
ABRQ	OVRQ	TTC	SYNCTTC	AUTOBAUD	TEST	ENA	GRES			
Bit Number	Bit Mnemonic			Descriț	otion					
7	ABRQ	each channel	. The pending cor	reset of the ENCH nmunications are im- setting the appropria	mediately disable	ed and the on-goin	g communication			
6	OVRQ	Auto-resettal Set to send	rload frame request (initiator). Auto-resettable bit. Set to send an overload frame after the next received message. Cleared by the hardware at the beginning of transmission of the overload frame. work in Timer Trigger communication							
5	TTC	Network in Tin 0 - no TTC. 1 - node in		nunication						
4	SYNCTTC	When this b	it is set to "1" the	e TTC timer is caug e TTC timer is caug TC mode.			Frame.			
3	AUTOBAUD	AUTOBAUD 0 - no autob 1 - autobauc								
2	TEST	Test mode. The	test mode is inter	nded for factory test	ing and not for	customer use.				
1	ENA/STB	When this b When this bi state of the In the standt and the inpu mailbox rem	est mode. The test mode is intended for factory testing and not for customer use. <b>nable/Standby CAN controller</b> When this bit is set to "1', it enables the CAN controller and its input clock. When this bit is set to "0", the on-going communication is terminated normally and the CAN state of the machine is frozen (the ENCH bit of each channel does not change). In the standby mode, the transmitter constantly provides a recessive level; the receiver is no and the input clock is stopped in the CAN controller. During the disable mode, the registe mailbox remain accessible. Note that two clock periods are needed to start the CAN controller state of the machine.							
0	GRES		ole bit. This rese	et command is 'OR controller is disabled		rdware reset in c	order to reset the			

Reset Value: 0000 0x00b

#### Figure 73. CANGCON Register



#### CANGSTA (S:AAh)

CAN General Status Register

7	6	5	4	3	2	1	0		
-	OVFG	-	TBSY	RBSY	ENFG	BOFF	ERRP		
Bit Number	Bit Mnemonic			Desci	ription				
7	-	Reserved The values 1	teserved The values read from this bit isindeterminate. Do not set this bit.						
6	OVFG	This status b	verload frame flag (1) This status bit is set by the hardware as long as the produced overload frame is sent. This flag does not generate an interrupt						
5	-	Reserved The values 1	read from this bit	isindeterminate. I	Do not set this bit.				
4	TBSY	This status b overload or frame must	'ransmitter busy (1) This status bit is set by the hardware as long as the CAN transmitter generates a frame (remote, data, overload or error frame) or an ack field. This bit is also active during an InterFrame Spacing if a frame must be sent. This flag does not generate an interrupt.						
3	RBSY		,	ardware as long a n interrupt.	s the CAN receive	er acquires or mo	nitors a frame.		
2	ENFG	Because an of a chosen		mmand is not effe	ective immediately	, this status bit g	ives the true state		
1	BOFF	Bus off mode (1 see Figure 6	·						
0	ERRP	Error passive n see Figure 6	. ,						

NOTE:

1. These fields are Read Only.

Reset Value: x0x0 0000b

#### Figure 74. CANGSTA Register



#### CANGIT (S:9Bh)

CAN General Interrupt

7	6	5	4	3	2	1	0			
CANIT	-	OVRTIM	OVRBUF	SERG	CERG	FERG	AERG			
Bit Number	Bit Mnemonic			Desci	ription					
7	CANIT		<b>pt flag (1)</b> bit is the image of ed in the case of t		1	sent to the interru	pt controller.			
6	-	Reserved The values r	Reserved The values read from this bit isindeterminate. Do not set this bit.							
5	OVRTIM	This status b If the ENOV	verrun CAN Timer This status bit is set when the CAN timer switches 0xFFFF to 0x0000. If the ENOVRTIM bit in the IE1 register is set, an interrupt is generated. The user clears this bit in order to reset the interrupt.							
4	OVRBUF	0 - no interr 1 - IT turned This bit is so Bit resettable	Overrun BUFFER         0 - no interrupt.         1 - IT turned on         This bit is set when the buffer is full.         Bit resettable by user.         see Figure 67.							
3	SERG		eral more than five connected an inter		ith the same polar	ity.				
2	CERG	The receiver to the data f If this check	CRC errorGeneral The receiver performs a CRC check on each destuffed received message from the start of fram to the data field. If this checking does not match with the destuffed CRC field, a CRC error is set. This flag can generate an interrupt.							
1	FERG	The form en CRC delimit acknowledgr end_of_fram	Form error General The form error results from one or more violations of the fixed form in the following bit field CRC delimiter acknowledgment delimiter end_of_frame This flag can generate an interrupt.							
0	AERG	No detection	at error General of the dominant n generate an inter		vledge slot.					

Reset Value: 0x00 0000b

#### Figure 75. CANGIT Register



#### CANTEC (S:9Ch Read Only)

CAN Transmit Error Counter

7	6	5	4	3	2	1	0		
TEC7	TEC6	TEC5	TEC4	TEC3	TEC2	TEC1	TEC0		
Bit Number	Bit Mnemonic		Description						
7-0	TEC7:0	Transmit Error	Counter						

**Reset Value: 00h** 

#### Figure 76. CANTEC Register

#### CANREC (S:9Dh Read Only)

CAN Reception Error Counter

7	6	5	4	3	2	1	0		
REC7	REC6	REC5	REC4	REC3	REC2	REC1	REC0		
Bit Number	Bit Mnemonic		Description						
		<b>Reception Error</b>	<i>a</i> ,						

**Reset Value: 00h** 

#### Figure 77. CANREC Register



#### CANGIE (S:C1h)

CAN General Interrupt Enable

7	6	5	4	3	2	1	0
-	-	ENRX	ENTX	ENERCH	ENBUF	ENERG	-
Bit Number	Bit Mnemonic			Descr	iption		
7-6	-	Reserved The values r	read from these b	its are indetermina	te. Do not set the	ese bits.	
5	ENRX	Enable receive i 0 - Disable 1 - Enable	interrupt				
4	ENTX	Enable transmit 0 - Disable 1 - Enable	t interrupt				
3	ENERCH	Enable channel 0 - Disable 1 - Enable	error interrupt				
2	ENBUF	Enable BUF int 0 - Disable 1 - Enable	errupt				
1	ENERG	Enable general 0 - Disable 1 - Enable	error interrupt				
0	-	Reserved The value re	ad from this bit	is indeterminate. D	o not set this bit.		

NOTE:

see Figure 67

#### Reset Value: xx00 000xb

#### Figure 78. CANGIE Register

#### CANEN1 (S:CEh Read Only)

CAN Enable Channel Registers 1

7	6	5	4	3	2	1	0			
-	ENCH14	ENCH13ENCH12ENCH11ENCH10ENCH9ENCH8								
Bit Number	Bit Mnemonic		Description							
7	-	Reserved The values r	teserved The values read from this bit is indeterminate. Do not set this bit.							
6-0	ENCH14:8	1 - channel i	s enabled.		or a new emission NCH of the corres	-				

Reset Value: x000 0000b

#### Figure 79. CANENCH1 Register



#### CANEN2 (S:CFh Read Only)

CAN Enable Channel Registers 2

7	6	5	4	3	2	1	0		
ENCH7	ENCH6	ENCH5	ENCH4	ENCH3	ENCH2	ENCH1	ENCH0		
Bit Number	Bit Mnemonic	Description							
7-0	ENCH7:0	1 - channel	<b>able channel</b> 0 - channel is disabled => the channel is free for a new emission or reception.         1 - channel is enabled.         This bit is resettable by re-writing the CANCONCH of the corresponding channel.						

#### Reset Value: 0000 0000b

#### Figure 80. CANENCH2 Register

#### CANSIT1 (S:BAh)

CAN Status Interrupt Channel Registers 1

7	6	5	4	3	2	1	0
-	SIT14	SIT13	SIT12	SIT11	SIT10	SIT9	SIT8

Bit Number	Bit Mnemonic	Description					
7	-	Reserved The values read from this bit is indeterminate. Do not set this bit.					
6-0	SIT14:8	Status of interrupt by channel (1) <ul> <li>0 - no interrupt.</li> <li>1 - IT turned on. Reset when interrupt condition is cleared by user.</li> <li>example: CANSTICH2 = 0b 0000 1001 -&gt; IT's on channels 3 &amp; 0.</li> <li>see Figure 67.</li> </ul>					

NOTE: 1. This field is Read Only

Reset Value: x000 0000b

Figure 81. CANSITCH1 Register



#### CANSIT2 (S:BBh Read Only)

CAN Status Interrupt Channel Registers 2

7	6	5	4	3	2	1	0		
SIT7	SIT6	SIT5	SIT4	SIT3	SIT2	SIT1	SIT0		
Bit Number	Bit Mnemonic	Description							
7-0	SIT7:0		upt. l on. Reset when NSTICH2 = 0b (	interrupt condition 0000 1001 -> IT's	•				

Reset Value: 0000 0000b

#### Figure 82. CANSITCH2 Register

CANIE1 (S:C2h)

CAN Enable Interrupt Channel Registers 1

7	6	5	4	3	2	1	0		
-	IECH14	IECH13	IECH12	IECH11	IECH10	IECH9	IECH8		
		1							
Bit Number	<b>Bit Mnemonic</b>	Description							
					-				

7	-	The values read from this bit is indeterminate. Do not set this bit.	
6-0	IECH14:8	Enable interrupt by channel 0 - disable IT. 1 - enable IT. example: CANIECH1 = 0b 0000 1100 -> Enable IT's of channels 11 & 10. see Figure 67.	

Reset Value: x000 0000b

#### Figure 83. CANIECH1 Register

#### CANIE2 (S:C3h)

CAN Enable Interrupt Channel Registers 2

7	6	5	4	3	2	1	0		
IECH 7	IECH 6	IECH 5	IECH 4	IECH 3	IECH 2	IECH 1	IECH 0		
Bit Number	Bit Mnemonic	Description							
7-0	IECH7:0	Enable interrup 0 - disable I' 1 - enable I' example: CA	Г. Г.	000 1100 -> Enabl	le IT's of channel	s 11 & 10.			

Reset Value: 0000 0000b

#### Figure 84. CANIECH2 Register



#### CANBT1 (S:B4h)

CAN Bit Timing Registers 1

7	6	5	4	3	2	1	0				
-	BRP 5	BRP 4	BRP 3	BRP 2	BRP 1	BRP 0	-				
Bit Number	Bit Mnemonic		Description								
7	-	Reserved The value re	eserved The value read from this bit is indeterminate. Do not set this bit.								
6-1	BRP5:0	-	Baud rate prescaler The period of the CAN controller system clock Tscl is programmable and determines the individual								
0	-	Reserved The value read from this bit is indeterminate. Do not set this bit.									

Note:

The CAN controller bit timing registers must be accessed only if the CAN controller is disabled with the ENA bit of the CANGCON register set to 0. See Figure 68.

No default value after reset.

#### Figure 85. CANBT1 Register



#### CANBT2 (S:B5h)

CAN Bit Timing Registers 2

7	6	5	4	3	2	1	0			
-	SJW 1	SJW 0	-	PRS 2	PRS 1	PRS 0	-			
Bit Number	Bit Mnemonic			Descr	ription					
7	-	Reserved The value rea	Reserved The value read from this bit is indeterminate. Do not set this bit.							
6-5	SJW1:0	To compensa must re-sync The synchror	<b>Re-synchronization jump width</b> To compensate for phase shifts between clock oscillators of different bus controllers, the controller must re-synchronize on any relevant signal edge of the current transmission. The synchronization jump width defines the maximum number of clock cycles. A bit period may be shortened or lengthened by a re-synchronization. $Tsjw = Tscl \times (SJW[1, 0] + 1)$							
4	-	Reserved The value rea	ad from this bit i	is indeterminate. I	Do not set this bit					
3-1	PRS2:0	This part of the sur	Programming time segment This part of the bit time is used to compensate for the physical delay times within the network. It is twice the sum of the signal propagation time on the bus line, the input comparator delay and the output driver delay. $Tprs = Tscl \times (PRS[20] + 1)$							
0	-	Reserved The value rea	ad from this bit i	is indeterminate. I	Do not set this bit					

Note:

The CAN controller bit timing registers must be accessed only if the CAN controller is disabled with the ENA bit of the CANGCON register set to 0. See Figure 68.

#### No default value after reset.

#### Figure 86. CANBT2 Register



#### CANBT3 (S:B6h)

CAN Bit Timing Registers 3

7	6	5	4	3	2	1	0			
-	PHS2 2	PHS2 1	PHS2 0	PHS1 2	PHS1 1	PHS1 0	SMP			
Bit Number	Bit Mnemonic			Desci	ription					
7	-	Reserved The value re	Reserved The value read from this bit is indeterminate. Do not set this bit.							
6-4	PHS2 2:0	1	Phase segment 2 This phase is used to compensate for phase edge errors. This segment can be shortened by the re- synchronization jump width. $Tphs2 = Tscl \times (PHS2[20] + 1)$							
3-1	PHS1 2:0	· ·	There segment 1 This phase is used to compensate for phase edge errors. This segment can be lengthened by the re- synchronization jump width. $Tphs1 = Tscl \times (PHS1[20] + 1)$							
0	SMP	1 - three tim		sampling of the b	us is the sample p to the majority dec					

Note:

The CAN controller bit timing registers must be accessed only if the CAN controller is disabled with the ENA bit of the CANGCON register set to 0. See Figure 68.

No default value after reset.

#### Figure 87. CANBT3 Register

#### CANPAGE (S:B1h)

CAN Channel Page Register

7	6	5	4	3	2	1	0			
CHNB 3	CHNB 2	CHNB 1         CHNB 0         AINC         INDX2         INDX1         INDX0								
Bit Number	Bit Mnemonic		Description							
7-4	CHNB3:0		Selection of Channel number The available numbers are: 0 to 14 (see Figure 65).							
3	AINC	0 - auto-incr	Auto increment of the index (active low)         0 - auto-increment of the index (default value).         1 - non-auto-increment of the index.							
2-0	INDX2:0	Index Byte location	<b>index</b> Byte location of the data field for the defined channel (see Figure 65).							

#### Reset Value: 0000 0000b

#### Figure 88. CANPAGE Register



#### CANCONCH (S:B3h)

CAN Channel Control and DLC Register

7	6	5	4	3	2	1	0			
CONCH 1	CONCH 0	RPLV   IDE   DLC 3   DLC 2   DLC 1   DLC 0								
Bit Number	Bit Mnemonic		Description							
7-6	CONCH1:0		ONCH0 itter r r Buffer	nfiguration to enal	ble the correspond	ing bit in the CAI	NEN1:2 registers.			
5	RPLV	Reply valid Used in the 0 - reply not 1 - reply rea	ready.	node after receivir	ng a remote frame					
4	IDE		ion ndard rev 2.0 A ndard rev 2.0 B	```						
3-0	DLC3:0	The range of This value is	bytes in the data if f DLC is from 0 g updated when a ed DLC differs f	frame is received	ge. (data or remote f DLC, a warning		NSTCH register.			

No default value after reset

#### Figure 89. CANCONCH Register



#### CANSTCH (S:B2h)

CAN Channel Status Register

7	6	5	4	3	2	1	0
DLCW	ТХОК	RXOK	BERR	SERR	CERR	FERR	AERR
Bit Number	Bit Mnemonic			Desci	iption	-	
7	DLCW		g message does n	not have the DLC updated by the rec	1	er the frame type,	the DLC field of
6	ТХОК	When the co lower index	ntroller is ready	by transmission is to send a frame, in ) is supplied first. errupt.		nnels are enabled	as producers, the
5	RXOK	In the case of		by reception is con annel reception hi errupt.		c channel (0 to 13	) is updated first.
4	BERR	Exceptions: the monitore slot detecting	e monitored is di	fferent from the b ent as a dominant during the sending errupt.	bit during the art		the acknowledge
3	SERR		more than five c	consecutive bits with the second s	th the same polar	ity.	
2	CERR	to the data f If this check	ield.	check on each do ch with the destuf rrupt.		-	start of frame up
1	FERR	Form error The form error results from one or more violations of the fixed form in the following bit field CRC delimiter acknowledgment delimiter end_of_frame This flag can generate an interrupt.					
0	AERR			bit in the acknow errupt.	vledge slot.		

NOTE:

See Figure 67.

No default value after reset.

Figure 90. CANSTCH Register



#### CANIDT1 for V2.0 part A (S:BCh)

CAN Identifier Tag Registers 1

7	6	5	4	3	2	1	0	
IDT 10	IDT 9	IDT 8	IDT 7	IDT 6	IDT 5	IDT 4	IDT 3	
Bit Number	Bit Mnemonic		Description					
		IDentifier tag va						

No default value after reset.

Figure 91. CANIDT1 Register for V2.0 part A

#### CANIDT2 for V2.0 part A (S:BDh)

CAN Identifier Tag Registers 2

7	6	5	4	3	2	1	0
IDT 2	IDT 1	IDT 0	-	-	-	-	-

Bit Number	Bit Mnemonic	Description
7-5	IDT2:0	IDentifier tag value See Figure 70.
4-0	-	Reserved The values read from these bits are indeterminate. Do not set these bits.

No default value after reset.

Figure 92. CANIDT2 Register for V2.0 part A

#### CANIDT3 for V2.0 part A (S:BEh)

CAN Identifier Tag Registers 3

7	6	5	4	3	2	1	0		
-	-	-	-	-	-	-	-		
Bit Number	Bit Mnemonic		Description						
		Reserved	Reserved The values read from these bits are indeterminate. Do not set these bits.						

No default value after reset.

#### Figure 93. CANIDT3 Register for V2.0 part A



#### CANIDT4 for V2.0 part A (S:BFh)

CAN Identifier Tag Registers 4

7	6	5	4	3	2	1	0		
-	-	-	-	-	RTRTAG	-	RB0TAG		
Bit Number     Bit Mnemonic     Description									
7-3	-	Reserved The values r	Reserved The values read from these bits are indeterminate. Do not set these bits.						
2	RTRTAG	Remote transmi	ssion request tag	value.					
1	-	Reserved The values r	ead from this bit	are indeterminate.	Do not set these	bit.			
0	RB0TAG	Reserved bit 0 ta	Reserved bit 0 tag value.						

No default value after reset.

Figure 94. CANIDT4 Register for V2.0 part A

#### CANIDT1 for V2.0 part B (S:BCh)

CAN Identifier Tag Registers 1

7	6	5	4	3	2	1	0
IDT 28	IDT 27	IDT 26	IDT 25	IDT 24	IDT 23	IDT 22	IDT 21

Bit Number	Bit Mnemonic	Description
7-0	IDT28:21	IDentifier tag value See Figure 70.

No default value after reset.

#### Figure 95. CANIDT1 Register for V2.0 part B

#### CANIDT2 for V2.0 part B (S:BDh)

CAN Identifier Tag Registers 2

7	6	5	4	3	2	1	0
IDT 20	IDT 19	IDT 18	IDT 17	IDT 16	IDT 15	IDT 14	IDT 13
					•		
- Rif Numher	Kif Mnemonic			Decer	infion		
Bit Number	Bit Mnemonic			Descr	iption		

No default value after reset.

#### Figure 96. CANIDT2 Register for V2.0 part B



#### CANIDT3 for V2.0 part B (S:BEh)

CAN Identifier Tag Registers 3

7	6	5	4	3	2	1	0
IDT 12	IDT 11	IDT 10	IDT 9	IDT 8	IDT 7	IDT 6	IDT 5
Bit Number	Bit Mnemonic			Descr	iption		
	210 101101110				-		

No default value after reset.

Figure 97. CANIDT3 Register for V2.0 part B

#### CANIDT4 for V2.0 part B (S:BFh)

CAN Identifier Tag Registers 4

7	6	5	4	3	2	1	0		
IDT 4	IDT 3	IDT 2	IDT 1	IDT 0	RTRTAG	RB1TAG	RB0TAG		
Bit Number	Bit Mnemonic		Description						
7-3	IDT4:0	-	IDentifier tag value See Figure 70.						
2	RTRTAG	Remote transmi	ssion request tag	g value					
1	RB1TAG	Reserved bit 1 ta	ig value.						
0	RB0TAG	Reserved bit 0 ta	ng value.						

No default value after reset.



#### CANIDM1 for V2.0 part A (S:C4h)

CAN Identifier Mask Registers 1

7	6	5	4	3	2	1	0	
IDMSK 10	IDMSK 9	IDMSK 8	IDMSK 7	IDMSK 6	IDMSK 5	IDMSK 4	IDMSK 3	
Bit Number	Bit Mnemonic		Description					
7-0	IDTMSK10:3		on true forced. arison enabled.					

No default value after reset.





#### CANIDM2 for V2.0 part A (S:C5h)

CAN Identifier Mask Registers 2

7	6	5	4	3	2	1	0			
IDMSK 2	IDMSK 1	IDMSK 0	IDMSK 0							
Bit Number	Bit Mnemonic	Description								
7-5	IDTMSK2:0	0 - comparis 1 - bit comp	Dentifier mask value 0 - comparison true forced. 1 - bit comparison enabled. See Figure 70.							
4-0	-	Reserved The values read from these bits are indeterminate. Do not set these bits.								

No default value after reset.

#### Figure 100. CANIDM2 Register for V2.0 part A

### CANIDM3 for V2.0 part A (S:C6h)

CAN Identifier Mask Registers 3

7	6	5	4	3	2	1	0	
-	-	-	-	-	-	-	-	
Bit Number	Bit Mnemonic		Description					

Die Fullioei	Dit infinemente	Description
7-0	-	Reserved The values read from these bits are indeterminate.

No default value after reset.

#### Figure 101. CANIDM3 Register for V2.0 part A



#### CANIDM4 for V2.0 part A (S:C7h)

CAN Identifier Mask Registers 4

7	6	5	4	3	2	1	0			
-	-	-	-	-	RTRMSK	-	IDEMSK			
Bit Number	Bit Mnemonic		Description							
7-3	-	Reserved The values r	teserved The values read from these bits are indeterminate. Do not set these bits.							
2	RTRMSK	0 - comparis	Remote transmission request mask value         0 - comparison true forced.         1 - bit comparison enabled.							
1	-	Reserved The value re	Reserved The value read from this bit is indeterminate. Do not set this bit.							
0	IDEMSK	0 - comparis	sion mask value on true forced. arison enabled.							

#### NOTE:

The ID Mask is only used for reception.

No default value after reset.

#### Figure 102. CANIDM4 Register for V2.0 part A

#### CANIDM1 for V2.0 part B (S:C4h)

CAN Identifier Mask Registers 1

7	6	5	4	3	2	1	0		
IDMSK 28	IDMSK 27	IDMSK 26	IDMSK 25	IDMSK 24	IDMSK 23	IDMSK 22	IDMSK 21		
Bit Number	Bit Mnemonic		Description						
7-0	IDMSK28:21		on true forced. arison enabled.						

NOTE:

The ID Mask is only used for reception.

No default value after reset.

Figure 103. CANIDM1 Register for V2.0 part B



#### CANIDM2 for V2.0 part B (S:C5h)

CAN Identifier Mask Registers 2

7	6	5	4	3	2	1	0		
IDMSK 20	IDMSK 19	IDMSK 18	IDMSK 17	IDMSK 16	IDMSK 15	IDMSK 14	IDMSK 13		
Bit Number	Bit Mnemonic		Description						
7-0	IDMSK20:13	· ·	on true forced. arison enabled.						

**NOTE:** The ID Mask is only used for reception.

No default value after reset.

Figure 104. CANIDM2 Register for V2.0 part B

#### CANIDM3 for V2.0 part B (S:C6h)

CAN Identifier Mask Registers 3

7	6	5	4	3	2	1	0
IDMSK 12	IDMSK 11	IDMSK 10	IDMSK 9	IDMSK 8	IDMSK 7	IDMSK 6	IDMSK 5

Bit Number	Bit Mnemonic	Description
7-0	IDMSK12:5	IDentifier mask value         0 - comparison true forced.         1 - bit comparison enabled.         See Figure 70.

NOTE:

The ID Mask is only used for reception.

No default value after reset.

Figure 105. CANIDM3 Register for V2.0 part B



#### CANIDM4 for V2.0 part B (S:C7h)

CAN Identifier Mask Registers 4

7	6	5	4	3	2	1	0				
IDMSK 4	IDMSK 3	IDMSK 2	IDMSK 1	IDMSK 0	RTRMSK	-	IDEMSK				
Bit Number	Bit Mnemonic		Description								
7-3	IDMSK4:0	0 - comparis 1 - bit comp	Dentifier mask value 0 - comparison true forced. 1 - bit comparison enabled. See Figure 70.								
2	RTRMSK	0 - comparis	Remote transmission request mask value         0 - comparison true forced.         1 - bit comparison enabled.								
1	-	Reserved The value re	Reserved The value read from this bit is indeterminate. Do not set this bit.								
0	IDEMSK	IDentifier Extension mask value           0 - comparison true forced.           1 - bit comparison enabled.									

NOTE:

The ID Mask is only used for reception.

No default value after reset.

#### Figure 106. CANIDM4 Register for V2.0 part B

#### CANMSG (S:A3h)

CAN Message Data Register

7	6	5	4	3	2	1	0			
MSG 7	MSG 6	MSG 5	MSG 4	MSG 3	MSG 2	MSG 1	MSG 0			
Bit Number	Bit Mnemonic		Description							
7-0	MSG7:0	After writing mailbox) of register writ	in the page chan the pre-defined ic	lbox data byte poi unel register, this b lentifier + index. 1 le, the mailbox poi , 7, 0,)	byte is equal to the	e specified messag tion is used, at the	e end of the data			

No default value after reset.

#### Figure 107. CANMSG Register



#### CANTCON (S:A1h)

CAN Timer ClockControl

7	6	5	4	3	2	1	0			
TPRESC 7	TPRESC 6	<b>TPRESC 5</b>	<b>TPRESC 4</b>	<b>TPRESC 3</b>	<b>TPRESC 2</b>	<b>TPRESC 1</b>	TPRESC 0			
Bit Number	Bit Mnemonic		Description							
7-0	TPRESC7:0	<b>Timer Prescaler</b> This register range = 0 to See Figure 7	is a prescaler for 255.	the main timer u	pper counter					

#### **Reset Value: 00h**

Figure 108. CANTCON Register

#### CANTIMH (S:ADh Read Only)

CAN Timer High

7	6	5	4	3	2	1	0
CANGTIM 15	CANGTIM 14	CANGTIM 13	CANGTIM 12	CANGTIM 11	CANGTIM 10	CANGTIM 9	CANGTIM 8

Bit Number	Bit Mnemonic	Description
7-0	CANGTIM15:8	High byte of Message Timer See Figure 71.

Reset Value: 0000 0000b

#### Figure 109. CANTIMH Register

#### CANTIML (S:ACh Read Only)

CAN Timer Low

7	6	5	4	3	2	1	0
CANGTIM 7	CANGTIM 6	CANGTIM 5	CANGTIM 4	CANGTIM 3	CANGTIM 2	CANGTIM 1	CANGTIM 0

Bit Number	Bit Mnemonic	Description
7-0	CANGTIM7:0	Low byte of Message Timer See Figure 71.

Reset Value: 0000 0000b

#### Figure 110. CANTIML Register



#### CANSTMPH (S:AFh Read Only)

CAN Stamp Timer High

# 7 6 5 4 3 2 1 0 TIMSTMP 15 TIMSTMP 14 TIMSTMP 13 TIMSTMP 12 TIMSTMP 11 TIMSTMP 10 TIMSTMP 9 TIMSTMP 8

Bit Number	Bit Mnemonic	Description
7-0	TIMSTMP15:8	High byte of Time Stamp See Figure 71.

#### No default value after reset

#### Figure 111. CANSTMPH Register

#### CANSTMPL (S:AEh Read Only)

CAN Stamp Timer Low

7	6	5	4	3	2	1	0
TIMSTMP 7	TIMSTMP 6	TIMSTMP 5	TIMSTMP 4	TIMSTMP 3	TIMSTMP 2	TIMSTMP 1	TIMSTMP 0
Bit Number	Bit Mnemonic			Descr	iption		

No default value after reset

#### Figure 112. CANSTMPL Register

#### CANTTCH (S:A5h Read Only)

CAN TTC Timer High

7	6	5	4	3	2	1	0	
TIMTTC 15	TIMTTC 14	TIMTTC 13	TIMTTC 12	TIMTTC 11	TIMTTC 10	TIMTTC 9	TIMTTC 8	
	Imber     Bit Mnemonic     Description							
Bit Number	Bit Mnemonic			Descr	iption			

Reset Value: 0000 0000b

Figure 113. CANTTCH Register



#### CANTTCL (S:A4h Read Only)

CAN TTC Timer Low

7	6	5	4	3	2	1	0
TIMTTC 7	TIMTTC 6	TIMTTC 5	TIMTTC 4	TIMTTC 3	TIMTTC 2	TIMTTC 1	TIMTTC 0
Bit Number	Bit Mnemonic			Descr	iption		

Reset Value: 0000 0000b

Figure 114. CANTTCL Register





## 16. Programmable Counter Array PCA

### 16.1. Introduction

The PCA provides more timing capabilities with less CPU intervention than the standard timer/counters. Its advantages include reduced software overhead and improved accuracy. The PCA consists of a dedicated timer/ counter which serves as the time base for an array of five compare/capture modules. Its clock input can be programmed to count any of the following signals:

- PCA clock frequency / 6
- PCA clock frequency / 2
- Timer 0 overflow
- External input on ECI (P1.2)

Each compare/capture modules can be programmed in any one of the following modes:

- rising and/or trailing edge capture,
- software timer,
- high-speed output,
- pulse width modulator.

Module 4 can also be programmed as a watchdog timer. see Section "PCA Watchdog Timer".

When the compare/capture modules are programmed in capture mode, software timer, or high speed output mode, an interrupt can be generated when the module executes its function. All five modules plus the PCA timer overflow share one interrupt vector.


The PCA timer/counter and compare/capture modules share Port 1 for external I/Os. These pins are listed below. If the port is not used for the PCA, it can still be used for standard I/O.

External I/O Pin
P1.2 / ECI
P1.3 / CEX0
P1.4 / CEX1
P1.5 / CEX2
P1.6 / CEX3
P1.7 / CEX4

The PCA timer is a common time base for all five modules (see Figure 9). The timer count source is determined from the CPS1 and CPS0 bits in the CMOD SFR (see Table 8) and can be programmed to run at:

- 1/6 the PCA clock frequency.
- 1/4 the PCA clock frequency.
- the Timer 0 overflow.
- the input on the ECI pin (P1.2).









## 16.2. PCA Interrupt




Figure 116. PCA Timer Interrupts



## 16.3. PCA Capture Mode

To use one of the PCA modules in capture mode either one or both of the CCAPM bits CAPN and CAPP for that module must be set. The external CEX input for the module (on port 1) is sampled for a transition. When a valid transition occurs the PCA hardware loads the value of the PCA counter registers (CH and CL) into the module's capture registers (CCAPnL and CCAPnH). If the CCFn bit for the module in the CCON SFR and the ECCFn bit in the CCAPMn SFR are set then an interrupt will be generated.




Figure 117. PCA Capture Mode



#### **16.4. 16-bit Software Timer Mode**

The PCA modules can be used as software timers by setting both the ECOM and MAT bits in the modules CCAPMn register. The PCA timer will be compared to the module's capture registers and when a match occurs an interrupt will occur if the CCFn (CCON SFR) and the ECCFn (CCAPMn SFR) bits for the module are both set.




Figure 118. PCA 16-bit Software Timer and High Speed Output Mode



## 16.5. High Speed Output Mode

In this mode the CEX output (on port 1) associated with the PCA module will toggle each time a match occurs between the PCA counter and the module's capture registers. To activate this mode the TOG, MAT, and ECOM bits in the module's CCAPMn SFR must be set.





Figure 119. PCA High speed Output Mode



### **16.6.** Pulse Width Modulator Mode

All the PCA modules can be used as PWM outputs. The output frequency depends on the source for the PCA timer. All the modules will have the same output frequency because they all share the PCA timer. The duty cycle of each module is independently variable using the module's capture register CCAPLn. When the value of the PCA CL SFR is less than the value in the module's CCAPLn SFR the output will be low, when it is equal to or greater than it, the output will be high. When CL overflows from FF to 00, CCAPLn is reloaded with the value in CCAPHn. the allows the PWM to be updated without glitches. The PWM and ECOM bits in the module's CCAPMn register must be set to enable the PWM mode.



CCAPMn Register

Figure 120. PCA PWM Mode



## 16.7. PCA Watchdog Timer

An on-board watchdog timer is available with the PCA to improve system reliability without increasing chip count. Watchdog timers are useful for systems that are sensitive to noise, power glitches, or electrostatic discharge. Module 4 is the only PCA module that can be programmed as a watchdog. However, this module can still be used for other modes if the watchdog is not needed. The user pre-loads a 16-bit value in the compare registers. Just like the other compare modes, this 16-bit value is compared to the PCA timer value. If a match is allowed to occur, an internal reset will be generated. This will not cause the RST pin to be driven high.

To hold off the reset, the user has three options:

- 1. periodically change the compare value so it will never match the PCA timer,
- 2. periodically change the PCA timer value so it will never match the compare values, or
- 3. disable the watchdog by clearing the WDTE bit before a match occurs and then re-enable it.

The first two options are more reliable because the watchdog timer is never disabled as in option #3. If the program counter ever goes astray, a match will eventually occur and cause an internal reset. If other PCA modules are being used the second option not recommended either. Remember, the PCA timer is the time base for all modules; changing the time base for other modules would not be a good idea. Thus, in most applications the first solution is the best option.



### 16.8. PCA Registers

#### CMOD (S:D8h)

PCA Counter Mode Register

7	6	5	4	3	2	1	0		
CIDL	WDTE	-	-	-	CPS1	CPS0	ECF		
Bit Number	Bit Mnemonic		Description						
7	CIDL	Clear to let	CA Counter Idle Control bit Clear to let the PCA run during Idle mode. Set to stop the PCA when Idle mode is invoked.						
6	WDTE	Clear to disa	Vatchdog Timer Enable Clear to disable Watchdog Timer function on PCA Module 4, Set to enable it.						
5	-	Reserved The value re	ad from this bit i	s indeterminate. D	Do not set this bit.				
4	-	Reserved The value re	ad from this bit i	s indeterminate. D	Do not set this bit.				
3	-	Reserved The value re	ad from this bit i	s indeterminate. D	Do not set this bit.				
2	CPS1		00Internal Clock, FPca/601Internal Clock, FPca/210Timer 0 overflow						
1	CPS0								
0	ECF	Clear to disa		-	nerate an interrupt rate an interrupt.	t			

Reset Value = 00XX X000b

Figure 121. CMOD Register



CCON (S:D8h)

PCA Counter Control Register

7	6	5	4	3	2	1	0			
CF	CR	-	CCF4	CCF3	CCF2	CCF1	CCF0			
Bit Number	Bit Mnemonic			Desci	ription					
7	CF	Set by hardy the ECF bit	A Timer/Counter Overflow flag Set by hardware when the PCA Timer/Counter rolls over. This generates a PCA interrupt request if the ECF bit in CMOD register is set. Must be cleared by software.							
6	CR	Clear to turn	unter Run Contr n the PCA Timer he PCA Timer/C	/Counter off.						
5	-	Reserved The value re	ead from this bit	is indeterminate. I	Do not set this bit.					
4	CCF4	Set by hardw 4 bit in CC	Compare/Captu vare when a matc APM 4 register is ared by software.	h or capture occurs s set.	s. This generates a	PCA interrupt rea	juest if the ECCF			
3	CCF3	Set by hardw 3 bit in CC	Compare/Captu vare when a matc APM 3 register is ared by software.	h or capture occurs s set.	s. This generates a	PCA interrupt rea	quest if the ECCF			
2	CCF2	Set by hardw 2 bit in CC	Compare/Captu vare when a matc APM 2 register is ared by software.	h or capture occurs s set.	s. This generates a	PCA interrupt rea	juest if the ECCF			
1	CCF1	Set by hardw 1 bit in CC	Compare/Captu vare when a matc APM 1 register is ared by software.	h or capture occurs s set.	s. This generates a	PCA interrupt rea	quest if the ECCF			
0	CCF0	Set by hardw 0 bit in CC	Compare/Captu vare when a matc APM 0 register is ared by software.	h or capture occurs s set.	s. This generates a	PCA interrupt rea	quest if the ECCF			

Reset Value = 00X0 0000b

Figure 122. CCON Register



CCAP0H (S:FAh) CCAP1H (S:FBh) CCAP2H (S:FCh) CCAP3H (S:FDh) CCAP4H (S:FEh) PCA High Byte Compare/Capture Module n Register (n=0..4)

7	6	5	4	3	2	1	0
CCAPnH 7	CCAPnH 6	CCAPnH 5	CCAPnH 4	CCAPnH 3	CCAPnH 2	CCAPnH 1	CCAPnH 0
Bit Number	Bit Mnemonic			Descr	iption		
7:0	CCAPnH 7:0	High byte of EW	/C-PCA comparis	on or capture valu	ies		

**Reset Value = 0000 0000b** 

#### Figure 123. CCAPnH Registers

CCAP0L (S: EAh) CCAP1L (S:EBh) CCAP2L (S:ECh) CCAP3L (S:EDh) CCAP4L (S:EEh) PCA Low Byte Compare/Capture Module n Register (n=0..4)

7	6	5	4	3	2	1	0		
CCAPnL 7	CCAPnL 6	CCAPnL 5	CCAPnL 4	CCAPnL 3	CCAPnL 2	CCAPnL 1	CCAPnL 0		
Bit Number	Bit Mnemonic			Descr	iption				
7:0	CCAPnL 7:0	Low byte of EW	ow byte of EWC-PCA comparison or capture values						

**Reset Value = 0000 0000b** 

#### Figure 124. CCAPnL Registers



CCAPM0 (S:DAh) CCAPM1 (S:DBh) CCAPM2 (S:DCh) CCAPM3 (S:DDh) CCAPM4 (S:DEh)

PCA Compare/Capture Module n Mode registers (n=0..4)

7	6	5	4	3	2	1	0
-	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn
Bit Number	Bit Mnemonic			Descr	iption		
7	-	Reserved The Value r	ead from this bit	is indeterminate. I	Do not set this bit		
6	ECOMn	Clear to disa Set to enable The Compar		function.		, the high-speed	output, the Pulse
5	CAPPn	Capture Mode (Positive) Module x bit Clear to disable the Capture function triggered by a positive edge on CEXx pin. Set to enable the Capture function triggered by a positive edge on CEXx pin					
4	CAPNn	Clear to disa		le x bit function triggered ction triggered by			
3	MATn	register, flag		A Counter with th	e Compare/Captur	e register sets CC	CFx bit in CCON
2	TOGn	Toggle Module x bit           The toggle mode is configured by setting ECOMx, MATx and TOGx bits.           Set when a match of the PCA Counter with the Compare/Capture register toggles the CEXx pin.           Must be cleared by software.					
1	PWMn	Pulse Width Modulation Module x Mode bit           Set to configure the module x as an 8-bit Pulse Width Modulator with output waveform on CEXx pin.           Must be cleared by software.					
0	ECCFn		able CCFx bit in	CCON register to CON register to ge	Ç	1 1	

Reset Value = X000 0000b

#### Figure 125. CCAPMn Registers



#### CH (S:F9h)

PCA Counter Register High value

7	6	5	4	3	2	1	0
CH 7	CH 6	CH 5	CH 4	CH 3	CH 2	CH 1	CH 0
Bit Number	Bit Mnemonic			Descr	iption		
7:0	CH 7:0	High byte of Tin	ner/Counter				

**Reset Value = 0000 00000b** 

## Figure 126. CH Register

#### CL (S:E9h)

PCA counter Register Low value

7	6	5	4	3	2	1	0
CL 7	CL 6	CL 5	CL 4	CL 3	CL 2	CL 1	CL 0
Bit Number	Bit Mnemonic			Descr	iption		
7:0	CL0 7:0	Low byte of Tim	ner/Counter				

**Reset Value = 0000 00000b** 

Figure 127. CL Register





## 17. Analog-to-Digital Converter (ADC)

## **17.1. Introduction**

This section describes the on-chip 10 bit analog-to-digital converter of the T89C51CC01. Eight ADC channels are available for sampling of the external sources AN0 to AN7. An analog multiplexer allows the single ADC converter to select one from the 8 ADC channels as ADC input voltage (ADCIN). ADCIN is converted by the 10 bit-cascaded potentiometric ADC.

Two kind of conversion are available:

- Standard conversion (7-8 bits).
- Precision conversion (9-10 bits).

For the precision conversion, set bit PSIDLE in ADCON register and start conversion. The chip is in a pseudoidle mode, the CPU doesn't run but the peripherals are always running. This mode allows digital noise to be as low as possible, to ensure high precision conversion.

For this mode it is necessary to work with end of conversion interrupt, which is the only way to wake up the chip.

If another interrupt occurs during the precision conversion, it will be treated only after this conversion is ended.

### 17.2. Features

- 8 channels with multiplexed inputs
- 10-bit cascaded potentiometric ADC
- Conversion time 20 micro-seconds
- Zero Error (offset) +/- 2 LSB max
- Positive Reference Voltage Range 2.4 to 3.0Volt
- ADCIN Range 0 to 3Volt
- Integral non-linearity typical 1 LSB, max. 2 LSB
- Differential non-linearity typical 0.5 LSB, max. 1 LSB
- Single or Continuous Conversion
- Conversion Complete Flag or Conversion Complete Interrupt
- Selected ADC Clock

#### 17.3. ADC Port1 I/O Functions

Port 1 pins are general I/O that are shared with the ADC channels. The channel select bit in ADCF register define which ADC channel/port1 pin will be used as ADCIN. The remaining ADC channels/port1 pins can be used as general purpose I/O or as the alternate function that is available. Writes to the port register which aren't selected by the ADCF will not have any effect.




Figure 128. ADC Description

Figure 129 shows the timing diagram of a complete conversion. For simplicity, the figure depicts the waveforms in idealized form and do not provide precise timing information. For ADC characteristics and timing parameters refer to the Section "AC Characteristics" of the T89C51CC01 datasheet.




Figure 129. Timing Diagram

NOTE: Tsetup = 4 us

WIRELESS &





### **17.4. ADC Converter Operation**

A start of single A/D conversion is triggered by setting bit ADSST (ADCON.3).

The busy flag ADSST(ADCON.3) is automatically set when an A/D conversion is running. After completion of the A/D conversion, it is cleared by hardware. This flag can be read only, a write has no effect.

The end-of-conversion flag ADEOC (ADCON.4) is set when the value of conversion is available in ADDH and ADDL, it is cleared by software. If the bit EADC (IE1.1) is set, an interrupt occur when flag ADEOC is set (see Figure 131). Clear this flag for re-arming the interrupt.

The bits SCH0 to SCH2 in ADCON register are used for the analog input channel selection.

Before Starting Power reduction modes the ADC conversion has to be completed.

SCH2	SCH1	SCH0	Selected Analog input
0	0	0	AN0
0	0	1	AN1
0	1	0	AN2
0	1	1	AN3
1	0	0	AN4
1	0	1	AN5
1	1	0	AN6
1	1	1	AN7

Table 24. Selected Analog input

#### 17.5. Voltage Conversion

When the ADCIN is equals to VAREF the ADC converts the signal to 3FFh (full scale). If the input voltage equals VAGND, the ADC converts it to 000h. Input voltage between VAREF and VAGND are a straight-line linear conversion. All other voltages will result in 3FFh if greater than VAREF and 000h if less than VAGND.

Note that ADCIN should not exceed VAREF absolute maximum range!



### **17.6. Clock Selection**

The maximum clock frequency for ADC is 700KHz. A prescaler is featured (ADCCLK) to generate the ADC clock from the oscillator frequency.




Figure 130. A/D Converter clock

### 17.7. ADC Standby Mode

When the ADC is not used, it is possible to set it in standby mode by clearing bit ADEN in ADCON register. In this mode the power dissipation is about 1uW.



### 17.8. IT ADC management

An interrupt end-of-conversion will occurs when the bit ADEOC is actived and the bit EADC is set. For re-arming the interrupt the bit ADEOC must be cleared by software.




Figure 131. ADC interrupt structure



#### 17.9. Registers

#### ADCF (S:F6h)

ADC Configuration

7	6	5	4	3	2	1	0
CH 7	СН 6	СН 5	CH 4	СН 3	CH 2	CH 1	CH 0
Bit Number	Bit Mnemonic	Description					
	Minemonic						

Reset Value=0000 0000b

Figure 132. ADCF Register

#### ADCON (S:F3h)

ADC Control Register

7	6	5	4	3	2	1	0
-	PSIDLE	ADEN	ADEOC	ADSST	SCH2	SCH1	SCH0

Bit Number	Bit Mnemonic	Description
7	-	
6	PSIDLE	Pseudo Idle mode (best precision) Set to put in idle mode during conversion Clear to converte without idle mode.
5	ADEN	Enable/Standby Mode Set to enable ADC Clear for Standby mode (power dissipation 1 uW).
4	ADEOC	End Of Conversion Set by hardware when ADC result is ready to be read. This flag can generate an interrupt. Must be cleared by software.
3	ADSST	Start and Status Set to start an A/D conversion. Cleared by hardware after completion of the conversion
2-0	SCH2:0	Selection of channel to convert see Table 24

Reset Value=X000 0000b

Figure 133. ADCON Register



### ADCLK (S:F2h)

ADC Clock Prescaler

7	6	5	4	3	2	1	0	
-	-	-	PRS 4	PRS 3	PRS 2	PRS 1	PRS 0	
Bit Number	Bit Mnemonic	Description						
7-5	-	Reserved The value	Reserved The value read from these bits are indeterminate. Do not set these bits.					
4-0	PRS4:0	Clock Prescaler f <sub>ADC</sub> = fosc / (4 (or 2 in X2 mode)* PRS)						

Reset Value: XXX0 0000b

#### Figure 134. ADCLK Register

#### ADDH (S:F5h Read Only)

ADC Data High byte register

7	6	5	4	3	2	1	0
ADAT 9	ADAT 8	ADAT 7	ADAT 6	ADAT 5	ADAT 4	ADAT 3	ADAT 2
Bit Number	Bit Mnemonic			Descr	iption		
7-0	ADAT9:2	ADC result bits 9-2			-		

**Reset Value: 00h** 

Figure 135. ADDH Register

#### ADDL (S:F4h Read Only)

ADC Data Low byte register

7	6	5	4	3	2	1	0
-	-	-	-	-	-	ADAT 1	ADAT 0

Bit Number	Bit Mnemonic	Description
7-2	-	Reserved The value read from these bits are indeterminate. Do not set these bits.
1-0	ADAT1:0	ADC result bits 1-0

**Reset Value: 00h** 

Figure 136. ADDL Register





## **18. Interrupt System**

### **18.1. Introduction**

The CAN Controller has a total of 10 interrupt vectors: two external interrupts ( $\overline{INT0}$  and  $\overline{INT1}$ ), three timer interrupts (timers 0, 1 and 2), a serial port interrupt, a PCA, a CAN interrupt, a timer overrun interrupt and an ADC. These interrupts are shown below.




Figure 137. Interrupt Control System



Each of the interrupt sources can be individually enabled or disabled by setting or clearing a bit in the Interrupt Enable register. This register also contains a global disable bit which must be cleared to disable all the interrupts at the same time.

Each interrupt source can also be individually programmed to one of four priority levels by setting or clearing a bit in the Interrupt Priority registers. The Table below shows the bit values and priority levels associated with each combination.

IPH.x	IPL.x	Interrupt Level Priority
0	0	0 (Lowest)
0	1	1
1	0	2
1	1	3 (Highest)

#### Table 25. Priority Level Bit Values

A low-priority interrupt can be interrupted by a high priority interrupt but not by another low-priority interrupt. A high-priority interrupt cannot be interrupted by any other interrupt source.

If two interrupt requests of different priority levels are received simultaneously, the request of the higher priority level is serviced. If interrupt requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence, see Table 26.

Interrupt Name	Interrupt Address Vector	Priority Number
external interrupt (INT0)	0003h	1
Timer0 (TF0)	000Bh	2
external interrupt (INT1)	0013h	3
Timer1 (TF1)	001Bh	4
PCA (CF or CCFn)	0033h	5
UART (RI or TI)	0023h	6
Timer2 (TF2)	002Bh	7
CAN (Txok, Rxok, Err or OvrBuf)	003Bh	8
ADC (ADCI)	0043h	9
CAN Timer Overflow (OVRTIM)	004Bh	10

#### Table 26. Interrupt priority Within level



#### 18.2. Registers

#### IE0 (S:A8h)

Interrupt Enable Register

7	6	5	4	3	2	1	0
EA	EC	ET2	ES	ET1	EX1	ЕТО	EX0

Bit Number	Bit Mnemonic	Description
7	EA	Enable All interrupt bit Clear to disable all interrupts. Set to enable all interrupts. If EA=1, each interrupt source is individually enabled or disabled by setting or clearing its interrupt enable bit.
6	EC	PCA Interrupt Enable Clear to disable the PCA interrupt. Set to enable the PCA interrupt.
5	ET2	Timer 2 overflow interrupt Enable bit         Clear to disable timer 2 overflow interrupt.         Set to enable timer 2 overflow interrupt.
4	ES	Serial port Enable bit Clear to disable serial port interrupt. Set to enable serial port interrupt.
3	ET1	Timer 1 overflow interrupt Enable bit         Clear to disable timer 1 overflow interrupt.         Set to enable timer 1 overflow interrupt.
2	EX1	External interrupt 1 Enable bit Clear to disable external interrupt 1. Set to enable external interrupt 1.
1	ET0	Timer 0 overflow interrupt Enable bit         Clear to disable timer 0 overflow interrupt.         Set to enable timer 0 overflow interrupt.
0	EX0	External interrupt 0 Enable bit Clear to disable external interrupt 0. Set to enable external interrupt 0.

## Reset Value: 0000 0000b bit addressable

Figure 138. IE0 Register



#### IE1 (S:E8h)

Interrupt Enable Register

7	6	5	4	3	2	1	0	
-	-	-	-		ETIM	EADC	ECAN	
Bit Number	Bit Mnemonic			Descr	iption			
7	-	Reserved The value re	ad from this bit i	s indeterminate. D	Oo not set this bit.			
6	-	Reserved The value re	ad from this bit i	s indeterminate. D	Oo not set this bit.			
5	-	Reserved The value re	teserved The value read from this bit is indeterminate. Do not set this bit.					
4	-	Reserved The value re	ad from this bit i	s indeterminate. D	Oo not set this bit.			
3	-	Reserved The value re	ad from this bit i	s indeterminate. D	Oo not set this bit.			
2	ETIM	Clear to disa	<b>Clear to disable the timer overrun interrupt.</b> Set to enable the timer overrun interrupt.					
1	EADC	Clear to disa	ADC Interrupt Enable bit Clear to disable the ADC interrupt. Set to enable the ADC interrupt.					
0	ECAN		Enable bit ble the CAN intern the CAN intern	*				

Reset Value: xxxx x000b bit addressable

Figure 139. IE0 Register



#### **IPL0** (S:B8h)

Interrupt Enable Register

7	6	5	4	3	2	1	0
-	PPC	PT2	PS	PT1	PX1	PT0	PX0
D'AN I	D'4 14				• .•		

Bit Number	Bit Mnemonic	Description
7	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
6	PPC	EWC Counter Interrupt Priority bit Refer to PPCH for priority level
5	PT2	Timer 2 overflow interrupt Priority bit           Refer to PT2H for priority level.
4	PS	Serial port Priority bit Refer to PSH for priority level.
3	PT1	Timer 1 overflow interrupt Priority bit           Refer to PT1H for priority level.
2	PX1	External interrupt 1 Priority bit Refer to PX1H for priority level.
1	PTO	Timer 0 overflow interrupt Priority bit Refer to PT0H for priority level.
0	PX0	External interrupt 0 Priority bit Refer to PX0H for priority level.

Reset Value: X000 0000b bit addressable

### Figure 140. IPL0 Register



#### IPL1 (S:F8h)

Interrupt Priority Low Register 1

7	6	5	4	3	2	1	0	
-	-	-	-		POVRL	PADCL	PCANL	
Bit Number	Bit Mnemonic			Descr	iption			
7	-	Reserved The value re	ad from this bit i	s indeterminate. D	o not set this bit.			
6	-	Reserved The value re	ad from this bit i	s indeterminate. D	o not set this bit.			
5	-	Reserved The value re	teserved The value read from this bit is indeterminate. Do not set this bit.					
4	-	Reserved The value re	<b>Reserved</b> The value read from this bit is indeterminate. Do not set this bit.					
3	-	Reserved The value re	<b>Reserved</b> The value read from this bit is indeterminate. Do not set this bit.					
2	POVRL		<b>Timer overrun Interrupt Priority level less significant bit.</b> Refer to PI2CH for priority level.					
1	PADCL	-	<b>Priority level les</b> PIH for priority le	-				
0	PCANL	-	<b>Priority level les</b> BH for priority le	0				

Reset Value: XXXX X000b bit addressable

Figure 141. IPL1 Register



#### IPH0 (B7h)

Interrupt High Priority Register

7	6	5	4	3	2	1	0		
-	РРСН	PT2H	PSH	PT1H	PX1H	РТОН	РХОН		
Bit Number	Bit Mnemonic	Description							
7	-	Reserved The value rea	d from this bi	t is indeterminate. I	Do not set this bit.				
6	РРСН		<u>H PPC Pr</u> 0 Lo 1 0	Priority level mos iority level owest ighest priority	t significant bit				
5	РТ2Н	Timer 2 overflow PT2F 0 0 1 1	<u>H PT2 Pr</u> 0 La 1 0 1 H	n Priority bit <u>iority Level</u> owest ighest					
4	PSH	Serial port High F <u>PSH</u> 0 0 1 1	PS         Pt           0         Lo           1         0	<u>iority Level</u> owest ighest					
3	PT1H	Timer 1 overflow PT1F 0 0 1 1	<u>H PT1 Pr</u> 0 Lo 1 0	n Priority bit <u>iority Level</u> owest ighest					
2	PX1H	External interrupt <u>PX1H</u> 0 0 1 1	H <u>PX1</u> Pr 0 Lo 1 0	ty bit <u>iority Level</u> owest ighest					
1	РТОН	Timer 0 overflow <u>PTOF</u> 0 0 1 1	<u>H PTO Pr</u> 0 Lo 1 0	n Priority bit iority Level owest ighest					
0	РХОН	External interrupt <u>PX0F</u> 0 1 1	<u>H PX0</u> Pr 0 Lo 1 0	y bit <u>iority Level</u> owest ighest					

Reset Value: X000 0000b

Figure 142. IPL0 Register



#### IPH1 (S:FFh)

Interrupt high priority Register 1

7	6	5	4	3	2	1	0			
-	-	-	-		POVRH	PADCH	PCANH			
Bit Number	Bit Mnemonic		Description							
7	-	Reserved The value re	served The value read from this bit is indeterminate. Do not set this bit.							
6	-	Reserved The value re	ead from this bit	is indeterminate.	Do not set this bit.					
5	-	Reserved The value re	ead from this bit	is indeterminate.	Do not set this bit.					
4	-	Reserved The value re	ead from this bit	is indeterminate.	Do not set this bit.					
3	-	Reserved The value re	ead from this bit	is indeterminate.	Do not set this bit.					
2	POVRH		POVRLPriority le 0 Lo 1 0	<b>ity level most sig</b> <u>evel</u> west ghest	nificant bit					
1	PADCH	ADC Interrupt PADCH P 0 0 1 1	ADCL Prid 0 Low 1 0	<b>tost significant bi</b> o <u>rity level</u> west ghest	it					
0	PCANH		PCANLPriority le 0 Lo 1 0	<b>iost significant b</b> i <u>evel</u> west ghest	it					

**Reset Value = XXXX X000b** 

