

December 2002 Revised December 2002

FSA3357

Low Voltage SP3T Analog Switch (3:1 Multiplexer/Demultiplexer)

General Description

The FSA3357 is a high performance, single-pole/triple-throw (SP3T) Analog Switch or 3:1 Multiplexer/Demultiplexer. The device is fabricated with advanced sub-micron CMOS technology to achieve high speed enable and disable times and low On Resistance. The break before make select circuitry prevents disruption of signals on the $B_0,\,B_1,\,$ or B_2 Ports due to the switches temporarily being enabled during select pin switching. The device is specified to operate over the 1.65 to 5.5V V_{CC} operating range. The control input tolerates voltages up to 5.5V independent of the V_{CC} operating range.


Features

- Useful in both analog and digital applications
- Space saving US8 8-lead surface mount package
- Low On Resistance; $< 9\Omega$ on typ @ 3.3V V_{CC}
- \blacksquare Broad V_{CC} operating range; 1.65V to 5.5V
- Rail-to-Rail signal handling
- Power down high impedance control input
- Overvoltage tolerance of control input to 7.0V
- Break before make enable circuitry
- 250 MHz 3dB bandwidth


Ordering Code:

		Product					
Order	Package	Code	Package Description	Supplied As			
Number	Number	Top Mark					
FSA3357K8X	MAB08A	A357	8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide	3k Units on Tape and Reel			

Analog Symbol



Connection Diagram



Function Table

S ₁	S ₂	Function
0	0	No Connection
1	0	B ₀ Connected to A
0	1	B ₁ Connected to A
1	1	B ₂ Connected to A

Pin Descriptions

Pin Names	Description
A ₁ , B ₀ , B ₁ , B ₂	Data Ports
S ₁ , S ₂	Control Input

Absolute Maximum Ratings(Note 1)

Junction Temperature under Bias (T_J) Junction Lead Temperature (T_L)

(Soldering, 10 seconds) 260°C Power Dissipation (P_D) @ +85°C 180 mW

Recommended Operating Conditions (Note 3)

Input Rise and Fall Time (t_r, t_f)

Note 1: Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside datasheet specifi-

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Control inputs must be held HIGH or LOW, they must not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	$T_A = +25^{\circ}C$			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	
Symbol	Farameter	(V)	Min	Min Typ M		Min Max		Onits	Conditions	
V _{IH}	HIGH Level	1.65 – 1.95	0.75 V _{CC}			0.75 V _{CC}		V		
	Input Voltage	2.3 – 5.5	0.7 V _{CC}			0.7 V _{CC}		v		
V_{IL}	LOW Level	1.65 – 1.95			0.25 V _{CC}		0.25 V _{CC}	V		
	Input Voltage	2.3 – 5.5			$0.3\mathrm{V}_{\mathrm{CC}}$		$0.3\mathrm{V}_{\mathrm{CC}}$	v		
I _{IN}	Input Leakage Current	0 – 5.5			±0.1		±1.0	μΑ	$0 \le V_{IN} \le 5.5V$	
I _{OFF}	OFF State Leakage Current	1.65 – 5.5			±0.1		±1.0	μΑ	$0 \le A, B_n \le V_{CC}$	
R _{ON}	Switch On Resistance	4.5		5.0	7.0		7.0		$V_{IN} = 0V, I_{O} = 30 \text{ mA}$	
	(Note 4)			6.0	12.0		12.0		$V_{IN} = 2.4V, I_{O} = -30 \text{ mA}$	
				7.0	15.0		15.0		$V_{IN} = 4.5V$, $I_{O} = -30 \text{ mA}$	
		3.0		6.5	9.0		9.0		$V_{IN} = 0V, I_{O} = 24 \text{ mA}$	
				9.0	20.0		20.0	Ω	$V_{IN} = 3V, I_{O} = -24 \text{ mA}$	
		2.3		8.0	12.0		12.0		$V_{IN} = 0V, I_{O} = 8 \text{ mA}$	
				11.0	30.0		30.0		$V_{IN} = 2.3V, I_{O} = -8 \text{ mA}$	
		1.65		10.0	20.0		20.0		$V_{IN} = 0V$, $I_O = 4$ mA	
				17.0	50.0		50.0		$V_{IN} = 1.65V$, $I_{O} = -4$ mA	
Icc	Quiescent Supply Current	5.5			1.0		10.0	μА	$V_{IN} = V_{CC}$ or GND	
	All Channels ON or OFF	3.3			1.0			μΑ	I _{OUT} = 0	
ASR	Analog Signal Range	V _{CC}	0.0		V _{CC}	0.0	V _{CC}	V		
ΔR_{ON}	On Resistance Match	4.5		0.15					$I_A = -30 \text{ mA}, V_{Bn} = 3.15$	
	Between Channels	3.0		0.22				Ω	$I_A = -24 \text{ mA}, V_{Bn} = 2.1$	
	(Note 4)(Note 5)(Note 6)	2.3		0.31					$I_A = -8 \text{ mA}, V_{Bn} = 1.6$	
		1.65		0.62					$I_A = -4 \text{ mA}, V_{Bn} = 1.15$	
R _{flat}	On Resistance Flatness	5.0		6.0					$I_A = -30 \text{ mA}, \ 0 \le V_{Bn} \le V_{CC}$	
	(Note 4)(Note 5)(Note 7)	3.3		12.0				Ω	$I_A = -24 \text{ mA}, \ 0 \le V_{Bn} \le V_{CC}$	
		2.5		40.0				22	$I_A = -8 \text{ mA}, \ 0 \le V_{Bn} \le V_{CC}$	
		1.8		140.0					$I_A = -4 \text{ mA}, \ 0 \le V_{Bn} \le V_{CC}$	

150°C

Note 4: Measured by the voltage drop between A and B_n pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B_n Ports).

Note 5: Parameter is characterized but not tested in production.

Note 6: $\Delta R_{ON} = R_{ON} \text{ max} - R_{ON} \text{ min measured at identical } V_{CC}$, temperature and voltage levels.

Note 7: Flatness is defined as the difference between the maximum and minimum value of On Resistance over the specified range of conditions.

AC Electrical Characteristics

Symbol	Parameter	v _{cc}	T _A = +25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	Figure
Cyllibol		(V)	Min	Тур	Max	Min	Max	Ullits	Conditions	Number
t _{PHL}	Propagation Delay	1.65 – 1.95		2.0						
t _{PLH}	Bus to Bus	2.3 – 2.7		1.1				ns	V _I = OPEN	Figures 1, 2
	(Note 8)	3.0 – 3.6		0.7				115		
		4.5 – 5.5		0.4						
t _{PZL}	Output Enable Time	1.65 – 1.95	5.0		32.0	5.0	34.0			
t_{PZH}	Turn on Time	2.3 – 2.7	3.0		15.0	3.0	16.5	ns	$V_I = 2 \times V_{CC}$ for t_{PZL}	Figures
	(A to B _n)	3.0 – 3.6	2.0		9.5	2.0	11.0	115	$V_I = 0V$ for t_{PZH}	1, 2
		4.5 – 5.5	1.5		6.5	1.5	7.0			
t _{PLZ}	Output Disable Time	1.65 – 1.95	3.0		14.0	3.0	14.5			Figures 1, 2
t _{PHZ}	Turn Off Time	2.3 – 2.7	2.0		7.2	2.0	7.8	ns	$V_I = 2 \times V_{CC}$ for t_{PLZ}	
	(A Port to B _n Port)	3.0 – 3.6	1.5		5.1	1.5	5.5		$V_I = 0V$ for t_{PHZ}	
		4.5 – 5.5	0.8		3.7	0.8	4.0			
t _{B-M}	Break Before Make Time	1.65 – 1.95	0.5			0.5		ns		Figure 3
	(Note 9)	2.3 – 2.7	0.5			0.5				
		3.0 – 3.6	0.5			0.5		115		i iguie 3
		4.5 – 5.5	0.5			0.5				
Q	Charge Injection (Note 9)	5.0		3.0				ОС	$C_L = 0.1 \text{ nF, } V_{GEN} = 0V$	Figure 4
		3.3		2.0				рС	$R_{GEN} = 0\Omega$	rigure 4
OIRR	Off Isolation (Note 10)	1.65 – 5.5		-58.0				dB	$R_L = 50\Omega$	Figure 5
								uБ	f = 10MHz	
Xtalk	Crosstalk	1.65 – 5.5		-60.0				dB	$R_L = 50\Omega$	Figure 6
								uБ	f = 10MHz	rigule 6
BW	-3dB Bandwidth	1.65 – 5.5		250.0				MHz	$R_L = 50\Omega$	Figure 9
THD	Total Harmonic Distortion								$R_L = 600\Omega$	
	(Note 9)	5.0		.01				%	0.5 V _{P-P}	
									f = 600 Hz to 20 KHz	

Note 8: This parameter is guaranteed by design but not tested. The bus switch contributes no propagation delay other than the RC delay of the On Resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Note 9: Guaranteed by Design.


Note 10: Off Isolation = 20 $log_{10} [V_A / V_{Bn}]$

Capacitance (Note 11)

Symbol	Parameter	Тур	Max	Units	Conditions	Figure Number
C _{IN}	Control Pin Input Capacitance	2.0		pF	$V_{CC} = 0V$	
C _{IO-B}	B Port Off Capacitance	3.6		pF	V _{CC} = 5.0V	Figure 7
C _{IOA-ON}	A Port Capacitance When Switch Is Enabled	14.5		pF	V _{CC} = 5.0V	Figure 8

Note 11: $T_A = +25$ °C, f = 1 MHz, Capacitance is characterized but not tested in production.

AC Loading and Waveforms



Note: Input driven by 50Ω source terminated in 50Ω Note: C_L includes load and stray capacitance

Note: Input PRR = 1.0 MHz; t_W = 500 ns

FIGURE 1. AC Test Circuit




FIGURE 2. AC Waveforms






FIGURE 3. Break Before Make Interval Timing

AC Loading and Waveforms (Continued) Logic Input R_{GEN} ON OFF ↑ ∧V_{OUT} V_{OUT} $Q = (\Delta V_{\hbox{OUT}})(C_L)$ FIGURE 4. Charge Injection Test Signal Generato 0dBm Logic Input 0V or V_{IH} S GND Analyzer ₹50Ω = FIGURE 5. Off Isolation FIGURE 6. Crosstalk Logic Input 0V or V_{CC} Logic Input 0V or V_{CC} f = 1MHZ Capacitance Meter FIGURE 7. Channel Off Capacitance FIGURE 8. Channel On Capacitance Signal Generator 0dBm **₹**50Ω FIGURE 9. Bandwidth


Tape and Reel Specification TAPE FORMAT Package Tape Number Cavity Cover Tape Cavities Designator Section Status Status Leader (Start End) 125 (typ) Empty Sealed K8X Carrier 250 Filled Sealed Trailer (Hub End) Sealed 75 (typ) Empty TAPE DIMENSIONS inches (millimeters) 2.00 4.00 - ø1.50 TYP 3.50±0.05 8.00 +0.30 -0.10 -1.00±0.25 TYP REEL DIMENSIONS inches (millimeters) TAPE SLOT DETAIL X SCALE: 3X DETAIL X W1 W2 W3 Tape С D N В Size 0.059 0.512 0.795 2.165 0.331 + 0.059/-0.000 0.567 W1 + 0.078/-0.039 7.0 8 mm (177.8) (55.00) (8.40 + 1.50 / -0.00)(W1 + 2.00/-1.00)(14.40)


Physical Dimensions inches (millimeters) unless otherwise noted






LAND PATTERN RECOMMENDATION







NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-187 B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

DETAIL A

MAB08AREVC

8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide Package Number MAB08A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com