

FEATURES

- Vcc operation voltage range : 2.7V ~ 3.6V
- Very low power consumption :
 - Vcc = 3.0V C-grade: 23mA (@55ns) operating current
 - I-grade: 25mA (@55ns) operating current
 - C-grade: 15mA (@70ns) operating current
 - I-grade: 16mA (@70ns) operating current
 - 0.3uA(Typ.) CMOS standby current
- High speed access time :
 - 55 55ns
 - 70 70ns
- Automatic power down when chip is deselected
- Three state outputs and TTL compatible
- Fully static operation
- Data retention supply voltage as low as 1.5V

• Easy expansion with \overline{CE} and \overline{OE} options

• I/O Configuration x8/x16 selectable by \overline{LB} and \overline{UB} pin


DESCRIPTION

The BS616LV2019 is a high performance, very low power CMOS Static Random Access Memory organized as 131,072 words by 16 bits and operates from a range of 2.7V to 3.6V supply voltage. Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.3uA at 3.0V/25°C and maximum access time of 55ns at 2.7V/85°C. Easy memory expansion is provided by active LOW chip enable (\overline{CE}), active LOW output enable (\overline{OE}) and three-state output drivers. The BS616LV2019 has an automatic power down feature, reducing the power consumption significantly when chip is deselected. The BS616LV2019 is available in DICE form, JEDEC standard 48-pin TSOP Type I package and 48-ball BGA package.

PRODUCT FAMILY


PRODUCT FAMILY	OPERATING TEMPERATURE	Vcc RANGE	SPEED (ns)	POWER DISSIPATION			PKG TYPE		
				STANDBY (IccSB1, Max)	Operating (Icc, Max)				
					55ns	70ns			
BS616LV2019DC	+0 °C to +70 °C	2.7V ~3.6V	55ns: 2.7~3.6V	3.0uA	23mA	15mA	DICE		
BS616LV2019TC			70ns: 2.7~3.6V				55ns	70ns	TSOP1-48
BS616LV2019AC								BGA-48-0608	
BS616LV2019DI	-40 °C to +85 °C	2.7V ~ 3.6V	55/70	5.0uA	25mA	16mA	DICE		
BS616LV2019TI							TSOP1-48		
BS616LV2019AI							BGA-48-0608		

PIN CONFIGURATIONS



48-ball BGA top view

BLOCK DIAGRAM



■ PIN DESCRIPTIONS

Name	Function
A0-A16 Address Input	These 17 address inputs select one of the 131,072 x 16-bit words in the RAM.
\overline{CE} Chip Enable 1 Input CE2 Chip Enable 2 Input	\overline{CE} is active LOW and CE2 is active HIGH. Both chip enables must be active when data read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected. (48B BGA ignore CE2 pin)
\overline{WE} Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when \overline{WE} is HIGH and \overline{OE} is LOW, output data will be present on the DQ pins; when \overline{WE} is LOW, the data present on the DQ pins will be written into the selected memory location.
\overline{OE} Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when \overline{OE} is inactive.
\overline{LB} and \overline{UB} Data Byte Control Input	Lower byte and upper byte data input/output control pins.
DQ0 - DQ15 Data Input/Output Ports	These 16 bi-directional ports are used to read data from or write data into the RAM.
Vcc	Power Supply
Gnd	Ground

■ TRUTH TABLE

MODE	\overline{CE}	CE2 ⁽¹⁾	\overline{WE}	\overline{OE}	\overline{LB}	\overline{UB}	D0~D7	D8~D15	Vcc CURRENT
Not selected (Power Down)	H	X	X	X	X	X	High Z	High Z	I_{CCSB}, I_{CCSB1}
	X	L	X	X	X	X	High Z	High Z	I_{CCSB}, I_{CCSB1}
	X	X	X	X	H	H	High Z	High Z	I_{CCSB}, I_{CCSB1}
Output Disabled	L	H	H	H	X	X	High Z	High Z	I_{CC}
Read	L	H	H	L	L	L	Dout	Dout	I_{CC}
					H	L	High Z	Dout	I_{CC}
					L	H	Dout	High Z	I_{CC}
Write	L	H	L	X	L	L	Din	Din	I_{CC}
					H	L	X	Din	I_{CC}
					L	H	Din	X	I_{CC}

1. 48B BGA ignore CE2 condition.

■ ABSOLUTE MAXIMUM RATINGS⁽¹⁾

SYMBOL	PARAMETER	RATING	UNITS
V TERM	Terminal Voltage with Respect to GND	-0.5 to V _{CC} +0.5	V
V _{CC}	Power Supply	-0.5 to V _{CC} +0.5	V
T BIAS	Temperature Under Bias	-40 to +85	°C
T STG	Storage Temperature	-60 to +150	°C
P T	Power Dissipation	1.0	W
I OUT	DC Output Current	20	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

■ OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	V _{CC}
Commercial	0 °C to +70 °C	2.7V ~ 3.6V
Industrial	-40 °C to +85 °C	2.7V ~ 3.6V

■ CAPACITANCE ⁽¹⁾ (TA = 25°C, f = 1.0 MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
CIN	Input Capacitance	V _{IN} =0V	6	pF
CDQ	Input/Output Capacitance	V _{I/O} =0V	8	pF

1. This parameter is guaranteed and not 100% tested.

■ DC ELECTRICAL CHARACTERISTICS (TA = -40 to + 85°C)

PARAMETER NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽¹⁾	MAX.	UNITS	
V _{IL}	Guaranteed Input Low Voltage ⁽²⁾	V _{CC} = 3.0V	-0.3	--	0.8	V	
V _{IH}	Guaranteed Input High Voltage ⁽²⁾	V _{CC} = 3.0V	2.0	--	V _{CC} +0.3	V	
I _{IL}	Input Leakage Current	V _{CC} = Max, V _{IN} = 0V to V _{CC}	--	--	1	uA	
I _{LO}	Output Leakage Current	V _{CC} = Max, $\overline{CE} = V_{IH}$ or CE2 ⁽⁴⁾ = V _{IL} or $\overline{OE} = V_{IH}$, V _{I/O} = 0V to V _{CC}	--	--	1	uA	
V _{OL}	Output Low Voltage	V _{CC} = Max, I _{OL} = 2.0mA	--	--	0.4	V	
V _{OH}	Output High Voltage	V _{CC} = Min, I _{OH} = -1.0mA	2.4	--	--	V	
I _{CC} ⁽⁶⁾	Operating Power Supply Current	$\overline{CE} = V_{IL}$, CE2 ⁽⁴⁾ = V _{IH} , I _{DD} = 0mA, F = Fmax ⁽³⁾	3.0 V	70ns 55ns	16 25	mA	
I _{CCSB}	Standby Current-TTL	$\overline{CE} = V_{IH}$ or CE2 ⁽⁴⁾ = V _{IL} , I _{DD} = 0mA	V _{CC} = 3.0V	--	--	0.5	mA
I _{CCSB1} ⁽⁵⁾	Standby Current-CMOS	$\overline{CE} \geq V_{CC} - 0.2V$ or CE2 ⁽⁴⁾ $\leq 0.2V$, V _{IN} $\geq V_{CC} - 0.2V$ or V _{IN} $\leq 0.2V$	V _{CC} = 3.0V	--	0.3	5.0	uA

1. Typical characteristics are at TA = 25°C.

2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

3. Fmax = 1/t_{RC}.

4. 48B BGA ignore CE2 condition.

5. I_{CCSB1_Max} is 3.0uA at V_{CC}=3.0V and TA=70°C.

6. I_{CC_Max} is 23mA(@55ns) / 15mA(@70ns) at V_{CC}=3.0V / 0~70°C.

■ DATA RETENTION CHARACTERISTICS (TA = -40 to + 85°C)


SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽¹⁾	MAX.	UNITS
V _{DR}	V _{CC} for Data Retention	$\overline{CE} \geq V_{CC} - 0.2V$ or CE2 $\leq 0.2V$ ⁽³⁾ , V _{IN} $\geq V_{CC} - 0.2V$ or V _{IN} $\leq 0.2V$	1.5	--	--	V
I _{CCDR} ⁽⁴⁾	Data Retention Current	$\overline{CE} \geq V_{CC} - 0.2V$ or CE2 $\leq 0.2V$ ⁽³⁾ , V _{IN} $\geq V_{CC} - 0.2V$ or V _{IN} $\leq 0.2V$	--	0.1	1.0	uA
t _{CDR}	Chip Deselect to Data Retention Time	See Retention Waveform	0	--	--	ns
t _R	Operation Recovery Time		T _{RC} ⁽²⁾	--	--	ns

1. V_{CC} = 1.5V, T_A = + 25°C

3. 48B BGA ignore CE2 condition.

2. t_{RC} = Read Cycle Time






4. I_{CCDR} is 0.7uA at TA=70°C.

■ LOW V_{CC} DATA RETENTION WAVEFORM (\overline{CE} Controlled)

■ AC TEST CONDITIONS

(Test Load and Input/Output Reference)

Input Pulse Levels	$V_{CC} / 0V$
Input Rise and Fall Times	1V/ns
Input and Output Timing Reference Level	0.5 V_{CC}
Output Load	$C_L = 100pF + 1TTL$ $C_L = 30pF + 1TTL$

■ KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGE : STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE




■ AC ELECTRICAL CHARACTERISTICS ($T_A = -40$ to $+85^\circ C$)

READ CYCLE (48B BGA ignore CE2 condition)

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	CYCLE TIME : 55ns ($V_{CC} = 2.7-3.6V$)			CYCLE TIME : 70ns ($V_{CC} = 2.7-3.6V$)			UNIT
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
t_{AVAX}	t_{RC}	Read Cycle Time	55	--	--	70	--	--	ns
t_{AVQV}	t_{AA}	Address Access Time	--	--	55	--	--	70	ns
t_{ELQV}	$t_{ACS1,2}$	Chip Select Access Time ($\overline{CE}, CE2$)	--	--	55	--	--	70	ns
t_{BA}	$t_{BA}^{(1)}$	Data Byte Control Access Time ($\overline{LB}, \overline{UB}$)	--	--	30	--	--	35	ns
t_{GLQV}	t_{OE}	Output Enable to Output Valid	--	--	30	--	--	35	ns
t_{E1LQX}	t_{CLZ}	Chip Select to Output Low Z ($\overline{CE}, CE2$)	10	--	--	10	--	--	ns
t_{BE}	t_{BE}	Data Byte Control to Output Low Z ($\overline{LB}, \overline{UB}$)	10	--	--	10	--	--	ns
t_{GLQX}	t_{OLZ}	Output Enable to Output in Low Z	5	--	--	5	--	--	ns
t_{EHQZ}	t_{CHZ}	Chip Deselect to Output in High Z ($\overline{CE}, CE2$)	--	--	30	--	--	35	ns
t_{BDO}	t_{BDO}	Data Byte Control to Output High Z ($\overline{LB}, \overline{UB}$)	--	--	30	--	--	35	ns
t_{GHQZ}	t_{OHZ}	Output Disable to Output in High Z	--	--	25	--	--	30	ns
t_{AXOX}	t_{OH}	Data Hold from Address Change	10	--	--	10	--	--	ns

NOTE :

 1. t_{BA} is 30ns/35ns (@speed=55ns/70ns) with address toggle. ; t_{BA} is 55ns/70ns (@speed=55ns/70ns) without address toggle.

SWITCHING WAVEFORMS (READ CYCLE)
READ CYCLE1 (1,2,4)

READ CYCLE2 (1,3,4)

READ CYCLE3 (1,4)

NOTES:


1. \overline{WE} is high in read Cycle.
2. Device is continuously selected when $\overline{CE} = V_{IL}$ and $CE2 = V_{IH}$.
3. Address valid prior to or coincident with \overline{CE} transition low.
4. $\overline{OE} = V_{IL}$.
5. The parameter is guaranteed but not 100% tested.
6. 48B BGA ignore this parameters related to CE2.


■ AC ELECTRICAL CHARACTERISTICS (TA = -40 to + 85°C)
WRITE CYCLE (48B BGA ignore CE2 condition)

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	CYCLE TIME : 55ns (Vcc = 2.7~3.6V)			CYCLE TIME : 70ns (Vcc = 2.7~3.6V)			UNIT
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
t_{AVAX}	t_{WC}	Write Cycle Time	55	--	--	70	--	--	ns
t_{E1LWH}	t_{CW}	Chip Select to End of Write ($\overline{CE}, CE2$)	55	--	--	70	--	--	ns
t_{AVWL}	t_{AS}	Address Setup Time	0	--	--	0	--	--	ns
t_{AVWH}	t_{AW}	Address Valid to End of Write	55	--	--	70	--	--	ns
t_{WLWH}	t_{WP}	Write Pulse Width	30	--	--	35	--	--	ns
t_{WHAX}	t_{WR}	Write recovery Time ($\overline{CE}, CE2, \overline{WE}$)	0	--	--	0	--	--	ns
t_{BW}	$t_{BW}^{(1)}$	Date Byte Control to End of Write ($\overline{LB}, \overline{UB}$)	25	--	--	30	--	--	ns
t_{WLQZ}	t_{WHZ}	Write to Output in High Z	--	--	25	--	--	30	ns
t_{DVWH}	t_{DW}	Data to Write Time Overlap	25	--	--	30	--	--	ns
t_{WHDX}	t_{DH}	Data Hold from Write Time	0	--	--	0	--	--	ns
t_{GHQZ}	t_{OHZ}	Output Disable to Output in High Z	--	--	25	--	--	30	ns
t_{WHOX}	t_{ow}	End of Write to Output Active	5	--	--	5	--	--	ns


NOTE :

1. t_{ow} is 25ns/30ns (@speed=55ns/70ns) with address toggle. ; t_{ow} is 55ns/70ns (@speed=55ns/70ns) without address toggle.


■ SWITCHING WAVEFORMS (WRITE CYCLE)
WRITE CYCLE1⁽¹⁾


WRITE CYCLE2 (1,6)

NOTES:

1. \overline{WE} must be high during address transitions.
2. The internal write time of the memory is defined by the overlap of $\overline{CE2}$, \overline{CE} and \overline{WE} low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
3. t_{WR} is measured from the earlier of $\overline{CE2}$ going low, or \overline{CE} or \overline{WE} going high at the end of write cycle.
4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the $\overline{CE2}$ high transition or \overline{CE} low transition occurs simultaneously with the \overline{WE} low transitions or after the \overline{WE} transition, output remain in a high impedance state.
6. \overline{OE} is continuously low ($\overline{OE} = V_{IL}$).
7. D_{OUT} is the same phase of write data of this write cycle.
8. D_{OUT} is the read data of next address.
9. If $\overline{CE2}$ is high or \overline{CE} is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
10. The parameter is guaranteed but not 100% tested.
11. t_{CW} is measured from the later of $\overline{CE2}$ going high or \overline{CE} going low to the end of write.
12. 48B BGA ignore this parameters related to $\overline{CE2}$.



ORDERING INFORMATION


Note:
BSI (Brilliance Semiconductor Inc.) assumes no responsibility for the application or use of any product or circuit described herein. BSI does not authorize its products for use as critical components in any application in which the failure of the BSI product may be expected to result in significant injury or death, including life-support systems and critical medical instruments.


PACKAGE DIMENSIONS


- NOTES:
- 1: CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
 - 2: PIN#1 DOT MARKING BY LASER OR PAD PRINT.
 - 3: SYMBOL "N" IS THE NUMBER OF SOLDER BALLS.

BALL PITCH e = 0.75				
D	E	N	D1	E1
8.0	6.0	48	5.25	3.75



48 mini-BGA (6 x 8)

■ PACKAGE DIMENSIONS

TSOP1-48PIN

REVISION HISTORY

Revision	Description	Date	Note
1.1	Initial release	Jan., 05, 2004	
1.2	Change Vcc_min from 2.4V to 2.7V	May, 03, 2004	