

DATA SHEET



BITSTREAM CONVERSION

UDA1361TS

**96 kHz sampling 24-bit stereo
audio ADC**

Product specification
File under Integrated Circuits, IC01

2001 Jan 17

96 kHz sampling 24-bit stereo audio ADC

UDA1361TS

FEATURES

General


- Low power consumption
- 256, 384, 512 and 768f_s system clock
- 2.4 to 3.6 V power supply
- Supports sampling frequency of 5 to 110 kHz
- Small package size (SSOP16)
- Integrated high-pass filter to cancel DC offset
- Power-down mode
- Supports 2 V (RMS) input signals
- Easy application
- Master or slave operation.

Multiple format output interface

- I²S-bus and MSB-justified format compatible
- Up to 24 significant bits serial output.

Advanced audio configuration

- Stereo single-ended input configuration
- High linearity, dynamic range and low distortion.



BITSTREAM CONVERSION

GENERAL DESCRIPTION

The UDA1361TS is a single chip stereo Analog-to-Digital Converter (ADC) employing bitstream conversion techniques. The low power consumption and low voltage requirements make the device eminently suitable for use in low-voltage low-power portable digital audio equipment which incorporates recording functions.

The UDA1361TS supports the I²S-bus data format and the MSB-justified data format with word lengths of up to 24 bits.

ORDERING INFORMATION

| TYPE NUMBER | PACKAGE | | |
|-------------|---------|---|----------|
| | NAME | DESCRIPTION | VERSION |
| UDA1361TS | SSOP16 | plastic shrink small outline package; 16 leads; body width 4.4 mm | SOT369-1 |

96 kHz sampling 24-bit stereo audio ADC

UDA1361TS


QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|-----------------|--|---|--------|-------------|--------|----------|
| Supplies | | | | | | |
| V_{DDA} | analog supply voltage | | 2.4 | 3.0 | 3.6 | V |
| V_{DDD} | digital supply voltage | | 2.4 | 3.0 | 3.6 | V |
| I_{DDA} | analog supply current | $f_s = 48$ kHz operating mode Power-down mode | – – | 10.5 0.5 | – – | mA mA |
| I_{DDD} | digital supply current | $f_s = 48$ kHz operating mode Power-down mode | – – | 3.5 0.45 | – – | mA mA |
| T_{amb} | ambient temperature | | –40 | – | +85 | °C |
| Analog | | | | | | |
| $V_{i(rms)}$ | input voltage (RMS value) | at 0 dB(FS) equivalent | – | 1.1 | – | V |
| | | at –1 dB(FS) signal output | – | 1.0 | – | V |
| (THD + N)/S | total harmonic distortion-plus-noise to signal ratio | $f_s = 48$ kHz at –1 dB | – | –88 | –83 | dB |
| | | at –60 dB; A-weighted | – | –40 | –34 | dB |
| | | $f_s = 96$ kHz at –1 dB | – | –85 | –80 | dB |
| | | at –60 dB; A-weighted | – | –40 | –37 | dB |
| S/N | signal-to-noise ratio | $V_i = 0$ V; A-weighted | | | | |
| | | $f_s = 48$ kHz | – | 100 | – | dB |
| | | $f_s = 96$ kHz | – | 100 | – | dB |
| α_{CS} | channel separation | | – | 100 | – | dB |

96 kHz sampling 24-bit stereo audio ADC


UDA1361TS

BLOCK DIAGRAM



PINNING

| SYMBOL | PIN | DESCRIPTION |
|------------------|-----|---|
| V _{INL} | 1 | left channel input |
| V _{ref} | 2 | reference voltage |
| V _{INR} | 3 | right channel input |
| V _{RN} | 4 | negative reference voltage |
| V _{RP} | 5 | positive reference voltage |
| SFOR | 6 | data format selection input |
| PWON | 7 | power control input |
| SYSCLK | 8 | system clock 256, 384, 512 or 768f _s |
| V _{DDD} | 9 | digital supply voltage |
| V _{SSD} | 10 | digital ground |
| BCK | 11 | bit clock input/output |
| WS | 12 | word select input/output |
| DATAO | 13 | data output |
| MSSEL | 14 | master/slave select |
| V _{SSA} | 15 | analog ground |
| V _{DDA} | 16 | analog supply voltage |



96 kHz sampling 24-bit stereo audio ADC

UDA1361TS

FUNCTIONAL DESCRIPTION

System clock

The UDA1361TS accommodates master and slave modes. The system devices must provide the system clock regardless of master or slave mode. In the master mode a system clock frequency of $256f_s$ is required. In the slave mode a system frequency of 256, 384, 512 or $768f_s$ is automatically detected (for a system clock of $768f_s$ the sampling frequency must be limited to 55 kHz). The system clock must be locked in frequency to the digital interface input signals.

Input level

The overall system gain is proportional to V_{DDA} , or more accurately the potential difference between the reference voltages V_{VRP} and V_{VRN} . The -1 dB input level at which THD + N/S is specified corresponds to -1 dB(FS) digital output (relative to the full-scale swing). With an input gain switch, the input level can be calculated as follows:

$$\text{at 0 dB gain: } V_i(-1 \text{ dB}) = \frac{V_{VRP} - V_{VRN}}{3} = V \text{ (RMS)}$$

$$\text{at 6 dB gain: } V_i(-1 \text{ dB}) = \frac{V_{VRP} - V_{VRN}}{2 \times 3} = V \text{ (RMS)}$$

In applications where a 2 V (RMS) input signal is used, a 12 kΩ resistor must be connected in series with the input of the ADC. This forms a voltage divider together with the internal ADC resistor and ensures that only 1 V (RMS) maximum is input to the IC.

Using this application for a 2 V (RMS) input signal, the gain switch must be set to 0 dB. When a 1 V (RMS) input signal is input to the ADC in the same application the gain switch must be set to 6 dB.

An overview of the maximum input voltage allowed against the presence of an external resistor and the setting of the gain switch is given in Table . The power supply voltage is assumed to be 3 V.

Table 1 Application modes using input gain stage

| RESISTOR (12 kΩ) | INPUT GAIN SWITCH | MAXIMUM INPUT VOLTAGE (RMS) |
|------------------|-------------------|-----------------------------|
| Present | 0 dB | 2 V |
| Present | 0 dB | 1 V |
| Absent | 0 dB | 1 V |
| Absent | 6 dB | 0.5 V |

Multiple format output interface

The serial interface provides the following data output formats in both master and slave modes (see Figs 3, 4 and 5).

- I²S-bus with data word length of up to 24 bits
- MSB-justified serial format with data word length of up to 24 bits.

The master mode drives pins WS (word select; $1f_s$) and BCK (bit clock; $64f_s$). WS and BCK are received in slave mode.

Table 2 Master/slave select

| MSEL | MASTER/SLAVE SELECT |
|------|-----------------------------|
| L | slave mode |
| H | master mode |
| M | (reserved for digital test) |

Table 3 Select data format

| SFOR | DATA FORMAT |
|------|----------------------------------|
| L | I ² S-bus data format |
| H | MSB-justified data format |
| M | (reserved for analog test) |

Decimation filter

The decimation from $64f_s$ is performed in two stages. The first stage realizes a 4th-order \sin^2/x characteristic. This filter decreases the sample rate by 8.

The second stage, a FIR filter, consists of 3 half-band filters, each decimating by a factor of 2.

96 kHz sampling 24-bit stereo audio ADC

UDA1361TS

Table 4 Decimation filter characteristic

| ITEM | CONDITION | VALUE (dB) |
|------------------|--------------------------|------------|
| Pass-band ripple | 0 to 0.45f _S | ±0.01 |
| Pass-band droop | 0.45f _S | -0.2 |
| Stop band | >0.55 f _S | -70 |
| Dynamic range | 0 to 0.45 f _S | >135 |

DC cancellation filter

A IIR high-pass filter is provided to remove unwanted DC components. The filter characteristics are given in Table 5.

Table 5 DC cancellation filter characteristic

| ITEM | CONDITION | VALUE (dB) |
|-------------------|-----------------------------|------------|
| Pass-band ripple | - | none |
| Pass-band gain | - | 0 |
| Droop | at 0.00045f _S | -0.031 |
| Attenuation at DC | at 0.00000036f _S | >40 |
| Dynamic range | 0 to 0.45f _S | >135 |

Mute

On recovery from Power-down, the serial data output DATA0 is held LOW until valid data is available from the decimation filter. This time tracks with the sampling frequency:

$$t = \frac{12288}{f_s}, t = 256 \text{ ms when } f_s = 48 \text{ kHz.}$$

Power-down mode/input voltage control

The PWON pin can control the power saving together with the optional gain switch for 2 or 1 V (RMS) input.

The UDA1361TS supports 2 V (RMS) input using a series resistor of 12 kΩ. For the definition of the pin settings for 1 or 2 V (RMS) mode, it is assumed that this resistor is present as a default component.

Table 6 Power-down/input voltage control

| PWON | POWER-DOWN OR GAIN |
|------|--------------------|
| L | Power-down mode |
| M | 0 dB gain |
| H | 6 dB gain |

Serial interface formats




Fig.3 Serial interface formats.

96 kHz sampling 24-bit stereo audio ADC

UDA1361TS

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

| SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX. | UNIT |
|-----------------|--------------------------------|-------------|-------|-------|------|
| V_{DD} | supply voltage | note 1 | – | 4.0 | V |
| $T_{xtal(max)}$ | maximum crystal temperature | | – | 150 | °C |
| T_{stg} | storage temperature | | –65 | +125 | °C |
| T_{amb} | ambient temperature | | –40 | +85 | °C |
| V_{es} | electrostatic handling voltage | HBM; note 2 | –3000 | +3000 | V |
| | | MM; note 2 | –300 | +300 | V |

Notes

- All supply connections must be made to the same power supply.
- ESD behaviour is tested in accordance with JEDEC II standard:
 - Human Body Model (HBM); equivalent to discharging a 100 pF capacitor through a 1.5 k Ω series resistor.
 - Machine Model (MM); equivalent to discharging a 200 pF capacitor through a 0.75 μ H series inductor.

THERMAL CHARACTERISTICS

| SYMBOL | PARAMETER | CONDITIONS | VALUE | UNIT |
|-----------------|---|-------------|-------|------|
| $R_{(th\ j-a)}$ | thermal resistance from junction to ambient | in free air | 130 | K/W |

DC CHARACTERISTICS

$V_{DD} = V_{DDA} = 3\text{ V}$; $T_{amb} = 25\text{ °C}$; all voltages referenced to ground (pins 10 and 15); unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|-----------------|------------------------|-----------------------|------|------|------|------|
| Supplies | | | | | | |
| V_{DDA} | analog supply voltage | | 2.4 | 3.0 | 3.6 | V |
| V_{DDD} | digital supply voltage | | 2.4 | 3.0 | 3.6 | V |
| I_{DDA} | analog supply current | $f_s = 48\text{ kHz}$ | | | | |
| | | operating mode | – | 10.5 | – | mA |
| | | Power-down mode | – | 0.5 | – | mA |
| | | $f_s = 96\text{ kHz}$ | | | | |
| I_{DDD} | digital supply current | $f_s = 48\text{ kHz}$ | | | | |
| | | operating mode | – | 3.5 | – | mA |
| | | Power-down mode | – | 0.45 | – | mA |
| | | $f_s = 96\text{ kHz}$ | | | | |
| I_{DDA} | analog supply current | $f_s = 48\text{ kHz}$ | | | | |
| | | operating mode | – | 10.5 | – | mA |
| | | Power-down mode | – | 0.5 | – | mA |
| | | $f_s = 96\text{ kHz}$ | | | | |
| I_{DDD} | digital supply current | $f_s = 48\text{ kHz}$ | | | | |
| | | operating mode | – | 7.0 | – | mA |
| | | Power-down mode | – | 0.65 | – | mA |
| | | $f_s = 96\text{ kHz}$ | | | | |

96 kHz sampling 24-bit stereo audio ADC

UDA1361TS

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|---|----------------------------|---------------------------|---------------|--------------|----------------|------------------|
| Digital input pin (SYSCLK) | | | | | | |
| V_{IH} | HIGH-level input voltage | | 2.0 | – | 5.5 | V |
| V_{IL} | LOW-level input voltage | | –0.5 | – | +0.8 | V |
| $ I_{L} $ | input leakage current | | – | – | 1 | μA |
| C_i | input capacitance | | – | – | 10 | pF |
| Digital 3-level input pins (PWON, SFOR, MSSEL) | | | | | | |
| V_{IH} | HIGH-level input voltage | | $0.9V_{DD}$ | – | $V_{DD} + 0.5$ | V |
| V_{IM} | MIDDLE-level input voltage | | $0.4V_{DD}$ | – | $0.6V_{DD}$ | V |
| V_{IL} | LOW-level input voltage | | –0.5 | – | +0.4 | V |
| Digital input/output pins (BCK, WS) | | | | | | |
| V_{IH} | HIGH-level input voltage | | 2.0 | – | 5.5 | V |
| V_{IL} | LOW-level input voltage | | –0.5 | – | +0.8 | V |
| $ I_{L} $ | input leakage current | | – | – | 1 | μA |
| C_i | input capacitance | | – | – | 10 | pF |
| V_{OH} | HIGH-level output voltage | $I_{OH} = -2 \text{ mA}$ | $0.85V_{DDD}$ | – | – | V |
| V_{OL} | LOW-level output voltage | $I_{OL} = 2 \text{ mA}$ | – | – | 0.4 | V |
| Digital output pin (DATAO) | | | | | | |
| V_{OH} | HIGH-level output voltage | $I_{OH} = -2 \text{ mA}$ | $0.85V_{DDD}$ | – | – | V |
| V_{OL} | LOW-level output voltage | $I_{OL} = 2 \text{ mA}$ | – | – | 0.4 | V |
| Analog | | | | | | |
| V_{ref} | reference voltage | with respect to V_{SSA} | $0.45V_{DDA}$ | $0.5V_{DDA}$ | $0.55V_{DDA}$ | V |
| R_I | input resistance | | – | 12 | – | $\text{k}\Omega$ |
| C_I | input capacitance | | – | 20 | – | pF |

Note

1. All power supply connections must be connected to the same external power supply unit.

96 kHz sampling 24-bit stereo audio ADC

UDA1361TS

AC CHARACTERISTICS (ANALOG)

$V_{DD} = V_{DDA} = 3\text{ V}$; $f_i = 1\text{ kHz}$; $T_{amb} = 25\text{ °C}$; all voltages referenced to ground (pins 10 and 15); unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | TYP. | MAX. | UNIT |
|----------------|--|---|------|------|------|
| $V_{i(rms)}$ | input voltage (RMS value) | at 0 dB(FS) equivalent | 1.1 | – | V |
| | | at –1 dB(FS) signal output | 1.0 | – | V |
| $ \Delta V_i $ | unbalance between channels | | <0.1 | 0.4 | dB |
| (THD + N)/S | total harmonic distortion-plus-noise to signal ratio | $f_s = 48\text{ kHz}$ | | | |
| | | at –1 dB | –88 | –83 | dB |
| | | at –60 dB; A-weighted | –40 | –34 | dB |
| | | $f_s = 96\text{ kHz}$ | | | |
| | | at –1 dB | –85 | –80 | dB |
| | | at –60 dB; A-weighted | –40 | –37 | dB |
| S/N | signal-to-noise ratio | $V_i = 0\text{ V}$; A-weighted | | | |
| | | $f_s = 48\text{ kHz}$ | 100 | – | dB |
| | | $f_s = 96\text{ kHz}$ | 100 | – | dB |
| α_{cs} | channel separation | | 100 | – | dB |
| PSRR | power supply rejection ratio | $f_{ripple} = 1\text{ kHz}$; $V_{ripple} = 30\text{ mV (p-p)}$ | 30 | – | dB |

96 kHz sampling 24-bit stereo audio ADC

UDA1361TS

AC CHARACTERISTICS (DIGITAL)

$V_{DD} = V_{DDA} = 2.4$ to 3.6 V; $T_{amb} = -40$ to $+85$ °C; all voltages referenced to ground (pins 10 and 15); unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|----------------------------|--|---|---------------|---------|---------------|-------|
| System clock timing | | | | | | |
| T_{sys} | system clock cycle | $f_{sys} = 256f_s$ | 35 | 88 | 780 | ns |
| | | $f_{sys} = 384f_s$ | 23 | 59 | 520 | ns |
| | | $f_{sys} = 512f_s$ | 17 | 44 | 390 | ns |
| | | $f_{sys} = 768f_s$ | 17 | 30 | 260 | ns |
| t_{CWL} | LOW-level system clock pulse width | | $0.40T_{sys}$ | – | $0.60T_{sys}$ | ns |
| t_{CWH} | HIGH-level system clock pulse width | | $0.40T_{sys}$ | – | $0.60T_{sys}$ | ns |
| Serial data timing | | | | | | |
| $T_{cy(CLK)(bit)}$ | bit clock period | $f_{cy} = \frac{1}{T_{cy}}$; master mode | $64f_s$ | $64f_s$ | $64f_s$ | Hz |
| | | $f_{cy} = \frac{1}{T_{cy}}$; slave mode | – | – | $64f_s$ | Hz |
| t_{BCKH} | bit clock HIGH time | | 50 | – | – | ns |
| t_{BCKL} | bit clock LOW time | | 50 | – | – | ns |
| t_r | rise time | | – | – | 20 | ns |
| t_f | fall time | | – | – | 20 | ns |
| $t_{d(o)(D)(BCK)}$ | data output delay time (from BCK falling edge) | | – | – | 40 | ns |
| $t_{d(o)(D)(WS)}$ | data output delay time (from WS edge) | MSB-justified format | – | – | 40 | ns |
| $t_{h(o)(D)}$ | data output hold time | | 0 | – | – | ns |
| $t_{r(WS)}$ | word select rise time | | – | – | 20 | ns |
| $t_{f(WS)}$ | word select fall time | | – | – | 20 | ns |
| f_{WS} | word select period | | 1 | 1 | 1 | f_s |
| $t_{d(WS)(BCK)}$ | word select delay from BCK | master mode | –40 | – | +40 | ns |
| $t_{su(WS)}$ | word select set-up time | slave mode | 20 | – | – | ns |
| $t_{h(WS)}$ | word select hold time | slave mode | 10 | – | – | ns |

96 kHz sampling 24-bit stereo audio ADC

UDA1361TS




Fig.4 Serial interface master mode timing.





Fig.5 Serial interface slave mode timing.

96 kHz sampling 24-bit stereo audio ADC

UDA1361TS

APPLICATION INFORMATION

The application information illustrated in Fig.6, is an optimum application environment. Simplification is possible at the cost of some performance degradation.



The capacitors at the input of the ADC can be reduced. It should be noted that the cut-off frequency of the capacitor with the 12 kW input resistance of the ADC will also change.

Fig.6 Application diagram.


96 kHz sampling 24-bit stereo audio ADC

UDA1361TS

PACKAGE OUTLINE

SSOP16: plastic shrink small outline package; 16 leads; body width 4.4 mm

SOT369-1



DIMENSIONS (mm are the original dimensions)

| UNIT | A max. | A ₁ | A ₂ | A ₃ | b _p | c | D ⁽¹⁾ | E ⁽¹⁾ | e | H _E | L | L _p | Q | v | w | y | z ⁽¹⁾ | θ |
|------|--------|----------------|----------------|----------------|----------------|--------------|------------------|------------------|------|----------------|-----|----------------|--------------|-----|------|-----|------------------|-----------|
| mm | 1.5 | 0.15 0.00 | 1.4 1.2 | 0.25 | 0.32 0.20 | 0.25 0.13 | 5.30 5.10 | 4.5 4.3 | 0.65 | 6.6 6.2 | 1.0 | 0.75 0.45 | 0.65 0.45 | 0.2 | 0.13 | 0.1 | 0.48 0.18 | 10° 0° |

Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES | | | | EUROPEAN PROJECTION | ISSUE DATE |
|-----------------|------------|--------|------|--|---------------------|----------------------|
| | IEC | JEDEC | EIAJ | | | |
| SOT369-1 | | MO-152 | | | | 95-02-04 99-12-27 |

96 kHz sampling 24-bit stereo audio ADC

UDA1361TS

SOLDERING**Introduction to soldering surface mount packages**

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our “*Data Handbook IC26; Integrated Circuit Packages*” (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferably be kept below 230 °C.

Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis **must** be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

- For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

96 kHz sampling 24-bit stereo audio ADC

UDA1361TS

Suitability of surface mount IC packages for wave and reflow soldering methods

| PACKAGE | SOLDERING METHOD | |
|--|-----------------------------------|-----------------------|
| | WAVE | REFLOW ⁽¹⁾ |
| BGA, LFBGA, SQFP, TFBGA | not suitable | suitable |
| HBCC, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, SMS | not suitable ⁽²⁾ | suitable |
| PLCC ⁽³⁾ , SO, SOJ | suitable | suitable |
| LQFP, QFP, TQFP | not recommended ⁽³⁾⁽⁴⁾ | suitable |
| SSOP, TSSOP, VSO | not recommended ⁽⁵⁾ | suitable |

Notes

1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the *"Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods"*.
2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

96 kHz sampling 24-bit stereo audio ADC

UDA1361TS

DATA SHEET STATUS

| DATA SHEET STATUS | PRODUCT STATUS | DEFINITIONS ⁽¹⁾ |
|---------------------------|----------------|--|
| Objective specification | Development | This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice. |
| Preliminary specification | Qualification | This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. |
| Product specification | Production | This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. |

Note

1. Please consult the most recently issued data sheet before initiating or completing a design.

DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

96 kHz sampling 24-bit stereo audio ADC

UDA1361TS

NOTES

96 kHz sampling 24-bit stereo audio ADC

UDA1361TS

NOTES

96 kHz sampling 24-bit stereo audio ADC

UDA1361TS

NOTES

Philips Semiconductors – a worldwide company

Argentina: see South America

Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140,
Tel. +61 2 9704 8141, Fax. +61 2 9704 8139

Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213,
Tel. +43 1 60 101 1248, Fax. +43 1 60 101 1210

Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6,
220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773

Belgium: see The Netherlands

Brazil: see South America

Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor,
51 James Bourchier Blvd., 1407 SOFIA,
Tel. +359 2 68 9211, Fax. +359 2 68 9102

Canada: PHILIPS SEMICONDUCTORS/COMPONENTS,
Tel. +1 800 234 7381, Fax. +1 800 943 0087

China/Hong Kong: 501 Hong Kong Industrial Technology Centre,
72 Tat Chee Avenue, Kowloon Tong, HONG KONG,
Tel. +852 2319 7888, Fax. +852 2319 7700

Colombia: see South America

Czech Republic: see Austria

Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V,
Tel. +45 33 29 3333, Fax. +45 33 29 3905

Finland: Sinikalliontie 3, FIN-02630 ESPOO,
Tel. +358 9 615 800, Fax. +358 9 6158 0920

France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex,
Tel. +33 1 4099 6161, Fax. +33 1 4099 6427

Germany: Hammerbrookstraße 69, D-20097 HAMBURG,
Tel. +49 40 2353 60, Fax. +49 40 2353 6300

Hungary: Philips Hungary Ltd., H-1119 Budapest, Fehervari ut 84/A,
Tel: +36 1 382 1700, Fax: +36 1 382 1800

India: Philips INDIA Ltd, Band Box Building, 2nd floor,
254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025,
Tel. +91 22 493 8541, Fax. +91 22 493 0966

Indonesia: PT Philips Development Corporation, Semiconductors Division,
Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510,
Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080

Ireland: Newstead, Clonskeagh, DUBLIN 14,
Tel. +353 1 7640 000, Fax. +353 1 7640 200

Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053,
TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007

Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23 - 20052 MONZA (MI),
Tel. +39 039 203 6838, Fax +39 039 203 6800

Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku,
TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057

Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL,
Tel. +82 2 709 1412, Fax. +82 2 709 1415

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR,
Tel. +60 3 750 5214, Fax. +60 3 757 4880

Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,
Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087

Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,
Tel. +31 40 27 82785, Fax. +31 40 27 88399

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,
Tel. +64 9 849 4160, Fax. +64 9 849 7811

Norway: Box 1, Manglerud 0612, OSLO,
Tel. +47 22 74 8000, Fax. +47 22 74 8341

Pakistan: see Singapore

Philippines: Philips Semiconductors Philippines Inc.,
106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI,
Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474

Poland: Al.Jerozolimskie 195 B, 02-222 WARSAW,
Tel. +48 22 5710 000, Fax. +48 22 5710 001

Portugal: see Spain

Romania: see Italy

Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW,
Tel. +7 095 755 6918, Fax. +7 095 755 6919

Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762,
Tel. +65 350 2538, Fax. +65 251 6500

Slovakia: see Austria

Slovenia: see Italy

South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale,
2092 JOHANNESBURG, P.O. Box 58088 Newville 2114,
Tel. +27 11 471 5401, Fax. +27 11 471 5398

South America: Al. Vicente Pinzon, 173, 6th floor,
04547-130 SÃO PAULO, SP, Brazil,
Tel. +55 11 821 2333, Fax. +55 11 821 2382

Spain: Balmes 22, 08007 BARCELONA,
Tel. +34 93 301 6312, Fax. +34 93 301 4107

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,
Tel. +46 8 5985 2000, Fax. +46 8 5985 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,
Tel. +41 1 488 2741 Fax. +41 1 488 3263

Taiwan: Philips Semiconductors, 5F, No. 96, Chien Kuo N. Rd., Sec. 1,
TAIPEI, Taiwan Tel. +886 2 2134 2451, Fax. +886 2 2134 2874

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.,
60/14 MOO 11, Bangna Trad Road KM. 3, Bagna, BANGKOK 10260,
Tel. +66 2 361 7910, Fax. +66 2 398 3447

Turkey: Yukari Dudullu, Org. San. Blg., 2.Cad. Nr. 28 81260 Umraniye,
ISTANBUL, Tel. +90 216 522 1500, Fax. +90 216 522 1813

Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7,
252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes,
MIDDLESEX UB3 5BX, Tel. +44 208 730 5000, Fax. +44 208 754 8421

United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,
Tel. +1 800 234 7381, Fax. +1 800 943 0087

Uruguay: see South America

Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,
Tel. +381 11 3341 299, Fax.+381 11 3342 553

For all other countries apply to: Philips Semiconductors,
Marketing Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN,
The Netherlands, Fax. +31 40 27 24825

Internet: <http://www.semiconductors.philips.com>

© Philips Electronics N.V. 2001

SCA 71

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

753503/01/pp20

Date of release: 2001 Jan 17

Document order number: 9397 750 07157

Let's make things better.

Philips
Semiconductors



PHILIPS