

**Features**

- High-speed: 35, 45, 55, 70 ns
- Ultra low DC operating current of 20mA (max.)
  - TTL Standby: 4 mA (Max.)
  - CMOS Standby: 60  $\mu$ A (Max.)
- Fully static operation
- All inputs and outputs directly compatible
- Three state outputs
- Ultra low data retention current ( $V_{CC} = 2V$ )
- Single 5V  $\pm$  10% Power Supply


■ Packages

- 32-pin TSOP (Standard)
- 32-pin TSOP (Reverse)
- 32-pin 600 mil PDIP
- 32-pin 300 mil SOP (450 mil pin-to-pin)
- 32-pin 440 mil SOP (525 mil pin-to-pin)

**Description**

The V62C5181024 is a 1,048,576-bit static random-access memory organized as 131,072 words by 8 bits. It is built with MOSEL VITELIC's high performance CMOS process. Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.

**Functional Block Diagram**



**Device Usage Chart**

Operating Temperature Range	Package Outline					Access Time (ns)				Power		Temperature Mark
	T	V	W	P	F	35	45	55	70	L	LL	
0°C to 70 °C	•	•	•	•	•	•	•	•	•	•	•	Blank
-40°C to +85°C	•	•	•	•	•	•	•	•	•	•	•	I
-40°C to +125°C	•	•	•	•	•	•	•	•	•	•	•	E

**Pin Descriptions**

**A<sub>0</sub>-A<sub>16</sub> Address Inputs**

These 17 address inputs select one of the 128K x 8 bit segments in the RAM.

**$\overline{CE}_1$ , CE<sub>2</sub> Chip Enable Inputs**

$\overline{CE}_1$  is active LOW and CE<sub>2</sub> is active HIGH. Both chip enables must be active to read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The I/O pins will be in the high-impedance state when deselected.

**$\overline{OE}$  Output Enable Input**

The Output Enable input is active LOW. When  $\overline{OE}$  is LOW with  $\overline{CE}$  LOW and  $\overline{WE}$  HIGH, data of the selected memory location will be available on the I/O pins. When  $\overline{OE}$  is HIGH, the I/O pins will be in the high impedance state.

**$\overline{WE}$  Write Enable Input**

An active LOW input,  $\overline{WE}$  input controls read and write operations. When  $\overline{CE}$  and  $\overline{WE}$  inputs are both LOW, the data present on the I/O pins will be written into the selected memory location.

**I/O<sub>0</sub>-I/O<sub>7</sub> Data Input and Data Output Ports**


These 8 bidirectional ports are used to read data from and write data into the RAM.

**V<sub>CC</sub> Power Supply**


**GND Ground**

**Pin Configurations (Top View)**


**32-Pin DIP/SOP**




**32-Pin TSOP (Standard)**



**32-Pin TSOP (Reverse)**



**Part Number Information**



5181024 05

**Absolute Maximum Ratings (1)**

Symbol	Parameter	Commercial	Extended	Units
V <sub>CC</sub>	Supply Voltage	-0.5 to +7	-0.5 to +7	V
V <sub>N</sub>	Input Voltage	-0.5 to +7	-0.5 to +7	V
V <sub>DQ</sub>	Input/Output Voltage Applied	V <sub>CC</sub> + 0.5	V <sub>CC</sub> + 0.5	V
T <sub>BIAS</sub>	Temperature Under Bias	-10 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +150	°C

**NOTE:**

- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Capacitance\***

T<sub>A</sub> = 25°C, f = 1.0MHz

Symbol	Parameter	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>IO</sub> = 0V	8	pF

**NOTE:**

- This parameter is guaranteed and not tested.

**Truth Table**

Mode	$\overline{CE}_1$	CE <sub>2</sub>	$\overline{OE}$	$\overline{WE}$	I/O Operation
Standby	H	X	X	X	High Z
Standby	X	L	X	X	High Z
Output Disable	L	H	H	H	High Z
Read	L	H	L	H	D <sub>OUT</sub>
Write	L	H	X	L	D <sub>IN</sub>

**NOTE:**

X = Don't Care, L = LOW, H = HIGH

**DC Electrical Characteristics** (over all temperature ranges,  $V_{CC} = 5V \pm 10\%$ )

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$V_{IL}$	Input LOW Voltage <sup>(1,2)</sup>		-0.5	—	0.8	V
$V_{IH}$	Input HIGH Voltage <sup>(1)</sup>		2.2	—	6	V
$I_{IL}$	Input Leakage Current	$V_{CC} = \text{Max}, V_{IN} = 0V \text{ to } V_{CC}$	-5	—	5	$\mu A$
$I_{OL}$	Output Leakage Current	$V_{CC} = \text{Max}, \overline{CE}_1 = V_{IH}, V_{OUT} = 0V \text{ to } V_{CC}$	-5	—	5	$\mu A$
$V_{OL}$	Output LOW Voltage	$V_{CC} = \text{Min}, I_{OL} = 2.1mA$	—	—	0.4	V
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{Min}, I_{OH} = -1mA$	2.4	—	—	V

Symbol	Parameter	Power	Com. <sup>(4)</sup>	Ext. <sup>(4)</sup>	Units	
$I_{CC}$	Operating Power Supply Current, $\overline{CE}_1 = V_{IL}, CE_2 = V_{IH}$ , Output Open, $V_{CC} = \text{Max.}, f = 0$	READ	L	5	8	mA
			LL	4	6	
		WRITE	L	75	85	
			LL	65	75	
$I_{CC1}$	Average Operating Current, $\overline{CE}_1 = V_{IL}, CE_2 = V_{IH}$ , Output Open, $V_{CC} = \text{Max.}, f = f_{MAX}^{(3)}$		100	120	mA	
$I_{SB}$	TTL Standby Current $\overline{CE}_1 \geq V_{IH}, CE_2 \leq V_{IL}, V_{CC} = \text{Max.}$	L	5	8	mA	
		LL	4	6		
$I_{SB1}$	CMOS Standby Current, $\overline{CE}_1 \geq V_{CC} - 0.2V, CE_2 \leq 0.2V, V_{IN} \geq V_{CC} - 0.2V \text{ or } V_{IN} \leq 0.2V, V_{CC} = \text{Max.}$	L	200	300	$\mu A$	
		LL	60	80		


**NOTES:**

- These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- $V_{IL} (\text{Min.}) = -3.0V$  for pulse width < 20ns.
- $f_{MAX} = 1/t_{RC}$ .
- Maximum values.

**AC Test Conditions**

Input Pulse Levels	0 to 3V
Input Rise and Fall Times	5 ns
Timing Reference Levels	1.5V
Output Load	see below

**AC Test Loads and Waveforms**



\* Includes scope and jig capacitance

5181024 06

**Key to Switching Waveforms**

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE


**Data Retention Characteristics**

Symbol	Parameter	Power	Min.	Typ. <sup>(2)</sup>	Max.	Units	
$V_{DR}$	$V_{CC}$ for Data Retention $\overline{CE}_1 \geq V_{CC} - 0.2V, CE_2 \leq 0.2V,$ $V_{IN} \geq V_{CC} - 0.2V, \text{ or } V_{IN} \leq 0.2V$		2.0	—	5.5	V	
$I_{CCDR}$	Data Retention Current $\overline{CE}_1 \geq V_{DR} - 0.2V, CE_2 \leq 0.2V,$ $V_{IN} \geq V_{CC} - 0.2V, \text{ or } V_{IN} \leq 0.2V$	Com'l	L	—	2	100	$\mu A$
			LL	—	2	40	
		Ext.	L	—	—	150	
			LL	—	—	60	
$t_{CDR}$	Chip Deselect to Data Retention Time		0	—	—	ns	
$t_R$	Operation Recovery Time (see Retention Waveform)		$t_{RC}^{(1)}$	—	—	ns	


**NOTES:**

1.  $t_{RC}$  = Read Cycle Time
2.  $T_A = +25^\circ C$ .

**Low  $V_{CC}$  Data Retention Waveform (1) ( $\overline{CE}_1$  Controlled)**



**Low  $V_{CC}$  Data Retention Waveform (2) ( $CE_2$  Controlled)**



**AC Electrical Characteristics**

(over all temperature ranges)

**Read Cycle**


Parameter Name	Parameter	-35		-45		-55		-70		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>RC</sub>	Read Cycle Time	35	—	45	—	55	—	70	—	ns
t <sub>AA</sub>	Address Access Time	—	35	—	45	—	55	—	70	ns
t <sub>ACS1</sub>	Chip Enable Access Time	—	35	—	45	—	55	—	70	ns
t <sub>ACS2</sub>	Chip Enable Access Time	—	35	—	45	—	55	—	70	ns
t <sub>OE</sub>	Output Enable to Output Valid	—	10	—	20	—	25	—	35	ns
t <sub>CLZ1</sub>	Chip Enable to Output in Low Z	3	—	5	—	7	—	10	—	ns
t <sub>CLZ2</sub>	Chip Enable to Output in Low Z	3	—	5	—	7	—	10	—	ns
t <sub>OLZ</sub>	Output Enable to Output in Low Z	5	—	5	—	5	—	5	—	ns
t <sub>CHZ</sub>	Chip Disable to Output in High Z	0	10	0	15	0	20	0	25	ns
t <sub>OHZ</sub>	Output Disable to Output in High Z	0	10	0	15	0	20	0	25	ns
t <sub>OH</sub>	Output Hold from Address Change	3	—	3	—	3	—	3	—	ns

**Write Cycle**


Parameter Name	Parameter	-35		-45		-55		-70		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>WC</sub>	Write Cycle Time	35	—	45	—	55	—	70	—	ns
t <sub>CW1</sub>	Chip Enable to End of Write	25	—	35	—	50	—	60	—	ns
t <sub>CW2</sub>	Chip Enable to End of Write	25	—	35	—	50	—	60	—	ns
t <sub>AS</sub>	Address Setup Time	0	—	0	—	0	—	0	—	ns
t <sub>AW</sub>	Address Valid to End of Write	25	—	35	—	45	—	60	—	ns
t <sub>WP</sub>	Write Pulse Width	25	—	35	—	40	—	50	—	ns
t <sub>WR</sub>	Write Recovery Time	0	—	0	—	0	—	0	—	ns
t <sub>WHZ</sub>	Write to Output High-Z	0	10	0	15	0	20	0	25	ns
t <sub>WLZ</sub>	Write to Output Low Z	3	—	5	—	5	—	5	—	ns
t <sub>DW</sub>	Data Setup to End of Write	20	—	25	—	25	—	30	—	ns
t <sub>DH</sub>	Data Hold from End of Write	0	—	0	—	0	—	0	—	ns

Switching Waveforms (Read Cycle)


Read Cycle 1(1, 2)



Read Cycle 2(1, 2, 4)



Read Cycle 3(1, 3, 4)




NOTES:


1.  $\overline{WE} = V_{IH}$ .
2.  $\overline{CE}_1 = V_{IL}$  and  $CE_2 = V_{IH}$ .
3. Address valid prior to or coincident with  $\overline{CE}_1$  transition LOW and/or  $CE_2$  transition HIGH.
4.  $\overline{OE} = V_{IL}$ .
5. Transition is measured  $\pm 500mV$  from steady state with  $C_L = 5pF$ . This parameter is guaranteed and not 100% tested.

Switching Waveforms (Write Cycle)

Write Cycle 1 ( $\overline{WE}$  Controlled)<sup>(4)</sup>



Write Cycle 2 (CE Controlled)<sup>(4)</sup>




NOTES:

1. The internal write time of the memory is defined by the overlap of  $\overline{CE}_1$  and  $\overline{CE}_2$  active and  $\overline{WE}$  low. All signals must be active to initiate and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
2.  $t_{WR}$  is measured from the earlier of  $\overline{CE}_1$  or  $\overline{WE}$  going high, or  $\overline{CE}_2$  going LOW at the end of the write cycle.
3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
4.  $\overline{OE} = V_{IL}$  or  $V_{IH}$ . However it is recommended to keep  $\overline{OE}$  at  $V_{IH}$  during write cycle to avoid bus contention.
5. If  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
6.  $t_{CW}$  is measured from  $\overline{CE}_1$  going low or  $\overline{CE}_2$  going HIGH to the end of write.




**Package Diagrams**

**32-Pin 600 mil Plastic DIP**




**32-Pin 330 mil SOP (450 mil pin-to-pin)**




**Package Diagrams (Cont'd)**

**32-Pin 440 mil SOP (525 mil pin-to-pin)**



**32-Pin TSOP (Standard)**



**U.S.A.**

3910 NORTH FIRST STREET  
SAN JOSE, CA 95134  
PHONE: 408-433-6000  
FAX: 408-433-0185

**HONG KONG**

19 DAI FU STREET  
TAIPO INDUSTRIAL ESTATE  
TAIPO, NT, HONG KONG  
PHONE: 011-852-665-4883  
FAX: 011-852-664-7535

**TAIWAN**

7F, NO. 102  
MIN-CHUAN E. ROAD, SEC. 3  
TAIPEI  
PHONE: 011-886-2-545-1213  
FAX: 011-886-2-545-1209

1 CREATION ROAD I  
SCIENCE BASED IND. PARK  
HSIN CHU, TAIWAN, R.O.C.  
PHONE: 011-886-35-783344  
FAX: 011-886-35-792838

**JAPAN**

RM.302 ANNEX-G  
HIGASHI-NAKANO  
NAKANO-KU, TOKYO 164  
PHONE: 011-81-03-3365-2851  
FAX: 011-81-03-3365-2836

**U.S. SALES OFFICES****NORTHWESTERN**

3910 NORTH FIRST STREET  
SAN JOSE, CA 95134  
PHONE: 408-433-6000  
FAX: 408-433-0185

**NORTHEASTERN**

SUITE 436  
20 TRAFALGAR SQUARE  
NASHUA, NH 03063  
PHONE: 603-889-4393  
FAX: 603-889-9347

**SOUTHWESTERN**

SUITE 200  
5150 E. PACIFIC COAST HWY.  
LONG BEACH, CA 90804  
PHONE: 310-498-3314  
FAX: 310-597-2174

**CENTRAL & SOUTHEASTERN**

604 FIELDWOOD CIRCLE  
RICHARDSON, TX 75081  
PHONE: 972-690-1402  
FAX: 972-690-0341

The information in this document is subject to change without notice.

MOSEL VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of MOSEL-VITELIC.

MOSEL VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. MOSEL VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.