

**SANYO**

No. 4456

**LB1881V****Three-Phase Brushless Motor Driver****Overview**


The LB1881V is a three-phase brushless motor driver IC designed for use as a camcorder capstan or drum motor driver, or as a digital audio tape player/recorder motor driver.

**Features**

- 120° voltage linear system
- Appropriate for portable applications, since the LB1881M reduces system power requirements by using motor voltage control for speed control.
- Built-in torque ripple compensation circuit
- Small external capacitances due to the adoption of a soft switching technique (chip capacitor).
- Built-in thermal shutdown circuit
- Built-in FG amplifier

**Package Dimensions**

unit: mm

**3175A-SSOP24****Specifications****Absolute Maximum Ratings at Ta = 25°C**

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	V <sub>CC1</sub> max		7	V
	V <sub>CC2</sub> max		12	V
	V <sub>S</sub> max		V <sub>CC2</sub>	V
Output applied voltage	V <sub>O</sub> max		V <sub>S</sub> + 2	V
Input applied voltage	V <sub>I</sub> max	All input pins	V <sub>CC1</sub>	V
Output current	I <sub>O</sub> max		1.0	A
Allowable power dissipation	P <sub>d</sub> max		0.5	W
Operating temperature	T <sub>opr</sub>		-20 to +75	°C
Storage temperature	T <sub>stg</sub>		-55 to +150	°C

**Allowable Operating Ranges at Ta = 25°C**

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	V <sub>CC1</sub>	V <sub>CC1</sub> ≤ V <sub>CC2</sub>	4.0 to 6.0	V
	V <sub>CC2</sub>		4 to 10	V
	V <sub>S</sub>		Up to V <sub>CC2</sub>	V

Electrical Characteristics at Ta = 25°C, V<sub>CC1</sub> = 5 V, V<sub>CC2</sub> = 7 V, V<sub>S</sub> = 3 V

Parameter	Symbol	Condition	Rating			Unit	Note
			min	typ	max		
Supply current	I <sub>CC1</sub>	V <sub>BR</sub> = 5 V		3.0	5.0	mA	
	I <sub>CC2</sub>	V <sub>BR</sub> = 5 V		6.5	10.0	mA	
	I <sub>S</sub>	V <sub>BR</sub> = 5 V, R <sub>L</sub> = ∞			5.0	mA	
Output quiescent current	I <sub>CCOQ</sub>	V <sub>STBY</sub> = 0 V			100	μA	
	I <sub>SOQ</sub>	V <sub>STBY</sub> = 0 V, R <sub>L</sub> = ∞			150	μA	
Output saturation voltage	V <sub>O(sat)</sub>	I <sub>OUT</sub> = 0.6 A, sink + source			1.7	V	
Output TRS withstand voltage	V <sub>O(sus)</sub>	I <sub>OUT</sub> = 20 mA	12			V	1
Output quiescent voltage	V <sub>OO</sub>	V <sub>BR</sub> = 5 V	1.45	1.55	1.65	V	
Hall amplifier input offset voltage	V <sub>HOFFSET</sub>		-5		+5	mV	1
Hall amplifier common mode input voltage range	V <sub>HCOM</sub>		1.4		2.8	V	
Hall I/O voltage gain	GV <sub>HO</sub>	Range = 8.2 kΩ	34.0	37.0	40.0	dB	
Brake pin high level voltage	V <sub>BRH</sub>		2.0			V	
Brake pin low level voltage	V <sub>BRL</sub>				0.8	V	
Brake pin input current	I <sub>BRIN</sub>				120	μA	
Brake pin leakage current	I <sub>BRLEAK</sub>				-30	μA	
FRC pin high level voltage	V <sub>FRCH</sub>		2.8			V	
FRC pin low level voltage	V <sub>FRCL</sub>				1.2	V	
FRC pin input current	I <sub>FRIN</sub>				100	μA	
FRC pin leakage current	I <sub>FRLEAK</sub>				-30	μA	
Upper side residual voltage	V <sub>XH</sub>	I <sub>OUT</sub> = 100 mA, V <sub>CC2</sub> = 6 V, V <sub>S</sub> = 2 V	0.285		0.455	V	
Lower side residual voltage	V <sub>XL</sub>	I <sub>OUT</sub> = 100 mA, V <sub>CC2</sub> = 6 V, V <sub>S</sub> = 2 V	0.350		0.440	V	
Residual voltage inflection point	V <sub>SΔVX</sub>	I <sub>OUT</sub> = 100 mA, V <sub>CC2</sub> = 6 V		0.9		V	1
Overlap level	OL	V <sub>CC2</sub> = 6 V, V <sub>S</sub> = 3 V, R <sub>L</sub> = 100 Ω (Y)	60	70	80	%	
Overlap vertical difference	ΔOL	V <sub>CC2</sub> = 6 V, V <sub>S</sub> = 3 V, R <sub>L</sub> = 100 Ω (Y)	-10	0	+10	%	
Standby on voltage	V <sub>STBYL</sub>		-0.2		+0.8	V	2
Standby off voltage	V <sub>STBYH</sub>		2		5	V	
Standby pin bias current	I <sub>STBYIN</sub>				100	μA	
Thermal protection circuit operating temperature	T <sub>TSD</sub>		150	180	210	°C	1
Thermal protection circuit hysteresis	ΔT <sub>TSD</sub>			15		°C	1
[FG amp]							
FG amplifier input offset voltage	V <sub>FG OFFSET</sub>		-8		+8	mV	
Open loop voltage gain	GV <sub>FG</sub>	f = 10 kHz		43		dB	
Source output saturation voltage	V <sub>FG OU</sub>	I <sub>O</sub> = -2 mA	3.7			V	
Sink output saturation voltage	V <sub>FG OD</sub>	I <sub>O</sub> = 2 mA			1.3	V	
Common mode signal exclusion ratio	GHR			80		dB	1
FG amplifier common mode input voltage range	V <sub>FG CH</sub>		0		3.5	V	
Phase margin	φ <sub>M</sub>			20		deg	1
Schmitt amplifier threshold voltage	V <sub>FGS SH</sub>	V <sub>FGIN</sub> * = 2.5 V, when V <sub>FGOUT2</sub> goes from high to low	2.45	2.50	2.55	V	
Schmitt amplifier hysteresis width	V <sub>FGS HIS</sub>	V <sub>FGIN</sub> * = 2.5 V	20	40	60	mV	


Note: 1. These are target settings, and are not measured. The overlap ratings are taken as test ratings without change.

2. When the standby pin is open the IC will be in the standby state.


- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

# LB1881V


## Pin Assignment (top view)



## Block Diagram







AG1389



Pin Functions

Unit (resistance:  $\Omega$ )

Pin No.	Symbol	Pin voltage	Equivalent circuit	Pin function
3	$V_S$	$< V_{CC2}$		Power supply input that determines the output amplitude. It must be set to a voltage lower than $V_{CC2}$ .
4	$V_{CC2}$	4 to 10 V		Power supply for power amplifier systems other than motor drive transistors. Power supply pin that provides voltage for blocks other than control blocks supplied by $V_{CC1}$ .
5	$V_{CC1}$	4 to 6 V		Power supply that provides voltage for the Hall amplifier, the forward/reverse circuit, the FG amplifier, and the thermal shutdown circuit.
6	ST. BY	(H): 2.0 V max (L): 0.8 V min (When $V_{CC1}$ is 5 V)	 <p style="text-align: right;">A01401</p>	All circuits can be made inoperative either by connecting this pin to GND, or by leaving it open. In that state the supply current will be approximately 0 $\mu$ A. Hold at 2 V or higher during normal operation.
7	ANGLE		 <p style="text-align: right;">A01402</p>	Connect a resistor between this pin and GND. Changing the value of this resistor will change the Hall input-output gain (motor waveform slope).
9 10	$FG_{IN}^-$ $FG_{IN}^+$	0 V min 3.5 V max (When $V_{CC1}$ is 5 V)	 <p style="text-align: right;">A01403</p>	FG signal input pin
11	$FG_{OUT1}$		 <p style="text-align: right;">A01404</p>	FG amplifier output pin

Continued on next page

Continued from preceding page

Unit (resistance:  $\Omega$ )

Pin No.	Symbol	Pin voltage	Equivalent circuit	Pin function
12	FG OUT2		<p>A01405</p>	FG Schmitt amplifier output pin
14	FRC	(H): 2.8 V min (L): 1.2 V max (When $V_{CC1}$ is 5 V)	<p>A01406</p>	Pin for setting the motor to forward or reverse rotation Low level: Forward rotation (under 1.2 V: when $V_{CC1}$ is 5 V) High level: Reverse rotation (over 2.8 V: when $V_{CC1}$ is 5 V)
15	BR	(H): 2.0 V min (L): 0.8 V max	<p>A01407</p>	Motor brake pin Low level: Motor drive (under 0.8 V) High level: Motor brake (over 2.0 V)
16 17 18 19 20 21	$W_{IN2}$ $W_{IN1}$ $V_{IN2}$ $V_{IN1}$ $U_{IN2}$ $U_{IN1}$	1.4 V min 2.8 V max (When $V_{CC1}$ is 5 V)	<p>A01408</p>	W phase Hall element input pins. Logic high is defined to be states where $W_{IN1} > W_{IN2}$ . V phase Hall element input pins. Logic high is defined to be states where $V_{IN1} > V_{IN2}$ . U phase Hall element input pins. Logic high is defined to be states where $U_{IN1} > U_{IN2}$ .
22	$R_f$			Output transistor GND
23 24 2	$U_{OUT}$ $V_{OUT}$ $W_{OUT}$		<p>A01409</p>	Output pin
1 13	SUBGND GND			GND for all circuits other than output transistors.

