

FDS6982S

Dual Notebook Power Supply N-Channel PowerTrench® SyncFet[™]

General Description

The FDS6982S is designed to replace two single SO-8 MOSFETs and Schottky diode in synchronous DC:DC power supplies that provide various peripheral voltages for notebook computers and other battery powered electronic devices. FDS6982S contains two unique 30V, N-channel, logic level, PowerTrench MOSFETs designed to maximize power conversion efficiency.

The high-side switch (Q1) is designed with specific emphasis on reducing switching losses while the low-side switch (Q2) is optimized to reduce conduction losses. Q2 also includes an integrated Schottky diode using Fairchild's monolithic SyncFET technology.


Features


 Q2: Optimized to minimize conduction losses Includes SyncFET Schottky body diode

8.6A, 30V
$$R_{DS(on)} = 0.016\Omega$$
 @ $V_{GS} = 10V$ $R_{DS(on)} = 0.021\Omega$ @ $V_{GS} = 4.5V$

 Q1: Optimized for low switching losses Low Gate Charge (8.5 nC typical)

6.3A, 30V
$$R_{DS(on)} = 0.028\Omega$$
 @ $V_{GS} = 10V$
$$R_{DS(on)} = 0.035\Omega$$
 @ $V_{GS} = 4.5V$





Absolute Maximum Ratings $T_A = 25$ °C unless otherwise noted

Symbol	Parameter	Q2	Q1	Units	
V _{DSS}	Drain-Source Voltage	30	30	V	
V _{GSS}	Gate-Source Voltage		±20	±20	V
I _D	Drain Current - Continuous	(Note 1a)	8.6	6.3	Α
	- Pulsed		30	20	
P _D	Power Dissipation for Dual Operation		2	W	
	Power Dissipation for Single Operation	(Note 1a)	1.6		
		(Note 1b)	1		
		(Note 1c)	0.0	9	
T _J , T _{STG}	Operating and Storage Junction Temperat	ture Range	-55 to	+150	°C

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	78	°C/W
R _{θJC}	Thermal Resistance, Junction-to-Case	(Note 1)	40	°C/W

Package Marking and Ordering Information


Device Marking	Device	Reel Size	Tape width	Quantity
FDS6982S	FDS6982S	13"	12mm	2500 units

Symbol	Parameter	Test Conditions	Type	Min	Тур	Max	Units
Off Cha	racteristics					-	•
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$ $V_{GS} = 0 \text{ V}, I_D = 250 \text{ uA}$	Q2 Q1	30 30			V
ΔBV _{DSS} ΔT _J	Breakdown Voltage Temperature Coefficient	I_D = 1 mA, Referenced to 25°C I_D = 250 μ A, Referenced to 25°C	Q2 Q1		20 26		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 24 V, V _{GS} = 0 V	Q2 Q1			1000 1	μА
I _{GSSF}	Gate-Body Leakage, Forward	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$	All			100	nA
I _{GSSR}	Gate-Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$	All			-100	nA
On Cha	racteristics (Note 2)						
$V_{GS(th)}$	Gate Threshold Voltage	$\begin{split} V_{DS} &= V_{GS}, I_D = 1 \text{ mA} \\ V_{DS} &= V_{GS}, I_D = 250 \mu\text{A} \end{split}$	Q2 Q1	1		3 3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	I_D = 1 mA, Referenced to 25°C I_D = 250 μ A, Referenced to 25°C	Q2 Q1		-3.5 -5		mV/°C
R _{DS(on)}	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_D = 8.6 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = 8.6 \text{ A}, T_J = 125^{\circ}\text{C}$ $V_{GS} = 4.5 \text{ V}, I_D = 7.5 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = 6.3 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = 6.3 \text{ A}, T_J = 125^{\circ}\text{C}$ $V_{GS} = 4.5 \text{ V}, I_D = 5.6 \text{ A}$	Q2 Q1		0.013 0.020 0.017 0.021 0.038 0.028	0.016 0.027 0.021 0.028 0.047 0.035	Ω
I _{D(on)}	On-State Drain Current	$V_{GS} = 10 \text{ V}, V_{DS} = 5 \text{ V}$	Q2 Q1	30 20			Α
G FS	Forward Transconductance	$V_{DS} = 5 \text{ V}, I_{D} = 8.6 \text{ A}$ $V_{DS} = 5 \text{ V}, I_{D} = 6.3 \text{ A}$	Q2 Q1		38 18		S
Dynami	c Characteristics						
C _{iss}	Input Capacitance	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz	Q2 Q1		2040 815		pF
C _{oss}	Output Capacitance		Q2 Q1		615 186		pF
C _{rss}	Reverse Transfer Capacitance		Q2 Q1		216 66		pF

Symbol	Parameter	Test Condition	ns	Туре	Min	Тур	Max	Units
Switchir	ng Characteristics (Note	2)						
$t_{d(on)}$	Turn-On Delay Time	$V_{DD} = 15 \text{ V}, I_{D} = 1 \text{ A},$ $V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$		Q2 Q1		10 10	18 18	ns
t _r	Turn-On Rise Time			Q2 Q1		10 14	18 25	ns
$t_{\text{d(off)}}$	Turn-Off Delay Time			Q2 Q1		34 21	55 34	ns
t _f	Turn-Off Fall Time			Q2 Q1		14 7	23 14	ns
Q_g	Total Gate Charge	Q2 V _{DS} = 15 V, I _D = 11.5 A, V _C	as = 5 V	Q2 Q1		17.5 8.5	26 12	nC
Q _{gs}	Gate-Source Charge	Q1		Q2 Q1		6.3 2.4		nC
Q_{gd}	Gate-Drain Charge	$V_{DS} = 15 \text{ V}, I_{D} = 6.3 \text{ A}, V_{GS}$	= 5 V	Q2 Q1		5.4 3.1		nC
Drain-S	ource Diode Character	istics and Maximum	Ratings					•
Is	Maximum Continuous Drain-Source Diode Forward Current						3.0 1.3	Α
t _{RR}	Reverse Recovery Time	I _F = 11.5A,		Q2		20		ns
Q _{RR}	Reverse Recovery Charge	$d_{iF}/d_t = 300 \text{ A/}\mu\text{s}$	(Note 3)			19.7		nC
V _{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 3 \text{ A}$ $V_{GS} = 0 \text{ V}, I_S = 6 \text{ A}$ $V_{GS} = 0 \text{ V}, I_S = 1.3 \text{ A}$	(Note 2) (Note 2) (Note 2)	Q2 Q2 Q1		0.42 0.56 0.70	.7 1.2	V

Notes

1. R_{8UA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{8UC} is guaranteed by design while R_{8CA} is determined by the user's board design.



a) 78°/W when mounted on a 0.5 in² pad of 2 oz copper



b) 125°/W when mounted on a .02 in² pad of 2 oz copper




c) 135°/W when mounted on a minimum pad.

Scale 1:1 on letter size paper

- 2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%
- 3. See "SyncFET Schottky body diode characteristics" below.

Typical Characteristics: Q2



I_D, DRAIN CURRENT (A)

2.5

 $V_{GS} = 3.0V$

R_{DS(ON)}, NORMALIZED
DRAIN-SOURCE ON-RESISTANCE
1 5 7

0.5

Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.

6.0V




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 5. Transfer Characteristics.

Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics: Q2








Figure 7. Gate Charge Characteristics.









Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.


Typical Characteristics Q1



1.8 V_{GS} = 3.5V V

Figure 11. On-Region Characteristics.

Figure 12. On-Resistance Variation with Drain Current and Gate Voltage.







Figure 13. On-Resistance Variation with Temperature.

Figure 14. On-Resistance Variation with Gate-to-Source Voltage.







Figure 15. Transfer Characteristics.

Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics Q1






Figure 17. Gate Charge Characteristics.




Figure 18. Capacitance Characteristics.




Figure 19. Maximum Safe Operating Area.






Figure 21. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

Typical Characteristics (continued)

SyncFET Schottky Body Diode Characteristics

Fairchild's SyncFET process embeds a Schottky diode in parallel with PowerTrench MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 12 shows the reverse recovery characteristic of the FDS6982S.




Figure 12. FDS6982S SyncFET body diode reverse recovery characteristic.

For comparison purposes, Figure 13 shows the reverse recovery characteristics of the body diode of an equivalent size MOSFET produced without SyncFET (FDS6982).




Figure 13. Non-SyncFET (FDS6982) body diode reverse recovery characteristic.

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.





Figure 14. SyncFET body diode reverse leakage versus drain-source voltage and temperature.

SO-8 Tape and Reel Data and Package Dimensions








Packaging Description:

Packaging Description:

SOIC-8 parts are shipped in tape. The carrier tape is made from a dissipative (carbon filled) polycarbonate resin. The cover tape is a multilayer film (Heat Activated Adhesive in nature) primarily composed of polyester film, adhesive layer, sealant, and amit-static sprayed agent. These reeled parts in standard option are shipped with 2,500 units per 13° or 300cm diameter reel. The reels are dark blue in color and is made of polystyrene plastic (antistatic coated). Other option comes in 500 units per 7° or 177cm diameter reel. This and some other options are further described in the Packaging Information table.

These full reles are individually barcode labeled and placed inside a standard intermediate box (illustrated in figure 1.0) made of recyclable corrugated brown paper. One box contains two reels maximum. And these boxes are placed inside a barcode labeled shipping box which comes in different sizes depending on the number of parts shipped.





SOIC (8lds) Packaging Information									
Packaging Option	Standard (no flow code)	L86Z	F011	D84Z					
Packaging type	TNR	Rail/Tube	TNR	TNR					
Qty per Reel/Tube/Bag	2,500	95	4,000	500					
Reel Size	13" Dia	-	13" Dia	7" Dia					
Box Dimension (mm)	343x64x343	530x130x83	343x64x343	184x187x47					
Max qty per Box	5,000	30,000	8,000	1,000					
Weight per unit (gm)	0.0774	0.0774	0.0774	0.0774					
Weight per Reel (kg)	0.6060	-	0.9696	0.1182					
Note/Comments									

SOIC-8 Unit Orientation




Label




343mm x 342mm x 64mm Standard Intermediate box ESD Label F63TNLabel F63TN Label

SOIC(8lds) Tape Leader and Trailer Configuration: Figure 2.0






SOIC(8lds) Embossed Carrier Tape






	Dimensions are in millimeter													
Pkg type	Α0	В0	w	D0	D1	E1	E2	F	P1	P0	K0	т	Wc	Тс
SOIC(8lds) (12mm)	6.50 +/-0.10	5.30 +/-0.10	12.0 +/-0.3	1.55 +/-0.05	1.60 +/-0.10	1.75 +/-0.10	10.25 min	5.50 +/-0.05	8.0 +/-0.1	4.0 +/-0.1	2.1 +/-0.10	0.450 +/- 0.150	9.2 +/-0.3	0.06 +/-0.02

Notes: A0, B0, and K0 dimensions are determined with respect to the EIA/Jedec RS-481 rotational and lateral movement requirements (see sketches A, B, and C).




Sketch A (Side or Front Sectional View)
Component Rotation



Sketch B (Top View)


Component Rotation



Sketch C (Top View)


Component lateral movement

SOIC(8lds) Reel Configuration: Figure 4.0



See detail AA W3


13" Diameter Option W2 max Measured at Hub




								DETAIL AA	
Dimensions are in inches and millimeters									
Tape Size	Reel Option	Dim A	Dim B	Dim C	Dim D	Dim N	Dim W1	Dim W2	Dim W3 (LSL-USL)
12mm	7" Dia	7.00 177.8	0.059 1.5	512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	2.165 55	0.488 +0.078/-0.000 12.4 +2/0	0.724 18.4	0.469 - 0.606 11.9 - 15.4
12mm	13" Dia	13.00 330	0.059 1.5	512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	7.00 178	0.488 +0.078/-0.000 12.4 +2/0	0.724 18.4	0.469 - 0.606 11.9 - 15.4

SO-8 Tape and Reel Data and Package Dimensions, continued


SOIC-8 (FS PKG Code S1)





Scale 1:1 on letter size paper
Dimensions shown below are in:
inches [millimeters]

Part Weight per unit (gram): 0.0774



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

FACT $^{\text{TM}}$ QFET $^{\text{TM}}$ FACT Quiet Series $^{\text{TM}}$ QS $^{\text{TM}}$

 $\begin{array}{lll} \mathsf{FAST}^{\circledast} & \mathsf{Quiet}\,\mathsf{Series^{\mathsf{TM}}} \\ \mathsf{FASTr^{\mathsf{TM}}} & \mathsf{SuperSOT^{\mathsf{TM}}\text{-}3} \\ \mathsf{GTO^{\mathsf{TM}}} & \mathsf{SuperSOT^{\mathsf{TM}}\text{-}6} \\ \mathsf{HiSeC^{\mathsf{TM}}} & \mathsf{SuperSOT^{\mathsf{TM}}\text{-}8} \\ \end{array}$

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.