

Decoder/Driver/Timing Generator for Color LCD Panels

Description

The CXA1854AR is an IC designed exclusively to drive color LCD panels LCX009AK/AKB/LCX005BK/BKB. This IC greatly reduces the number of circuits and parts required to drive LCD panels by incorporating RGB decoder functions for video signals, driver functions, and a timing generator for driving panels onto a single chip.

Features

- Color LCD panels
LCX009AK/AKB/LCX005BK/BKB driver
- Both NTSC/PAL compatible
- Supports composite inputs, Y/C inputs and Y/color difference inputs
- Band-pass filter, trap and delay line
- Sharpness function
- 2-point γ compensation circuits
- R, B output delay time adjustment circuit (supports both right and left inversion)
- Polarity reversed circuit / line inverted mode
- Supports external RGB input
- Supports line inversion
- Supports AC drive for LCD panel during no signal

Applications


- Color LCD viewfinders
- Liquid crystal projectors
- Industrial monitors

Structure

Bipolar CMOS IC

64 pin LQFP (Plastic)

Block Diagram



Pin Description

(H: Pull up, M: Intermediate setting, L: Pull down)

Pin No.	Symbol	I/O	Description	Input pin for open status
1	SYNC IN	I	Sync input	
2	Y IN	I	Y signal input	
3	AGCADJ	I	AGC level adjustment	
4	AGCTC	O	AGC time constant	
5	PICT	I	Y signal frequency characteristics adjustment	
6	GND1		Analog 5V GND	
7	MODE1	I	Switches between NTSC (H), DPAL* (M) and SPAL* (L)	M
8	MODE2	I	Switches between composite (H), Y/color difference (M) and YC input (L)	M
9	EXT-R	I	External digital input R (input conditions noted separately)	
10	EXT-G	I	External digital input G (input conditions noted separately)	
11	EXT-B	I	External digital input B (input conditions noted separately)	
12	RPD	O	Phase comparator output	
13	Vss		Digital GND	
14	CKI	I	Oscillation cell input	
15	CKO	O	Oscillation cell output	
16	TEST2	I	Test	L

Pin No.	Symbol	I/O	Description	Input pin for open status
33	V _{DD}		Digital 5V power supply	
34	RGT	I	Switches between Normal scan (H) and Reverse scan (L)	H
35	TEST6	I	Leave this pin open.	H
36	TEST7	I	Leave this pin open.	H
37	TEST8	I	Leave this pin open.	H
38	GND2		Analog 12V GND	
39	R OUT	O	R output	
40	FB R	I	R signal DC voltage feedback input	
41	G OUT	O	G output	
42	FB G	I	G signal DC voltage feedback input	
43	B OUT	O	B output	
44	FB B	I	B signal DC voltage feedback input	
45	V _{cc2}		Analog 12V power supply	
46	BLKLIM	I	Black peak limiter level adjustment	
47	V _{cc1}		Analog 5V power supply	
48	REG	O	Constant voltage capacitor connection	
49	B-YIN	I	B-Y demodulator input (or B-Y/color difference signal input)	
50	R-YIN	I	R-Y demodulator input (or R-Y/color difference signal input)	

Analog Block Pin Description

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
1	SYNC IN			Sync input. Normally inputs the Y signal. The standard signal input level is 0.5Vp-p (up to 100% white level from the sync chip).
2	YIN	3.2V		Y signal input. The standard signal input level is 0.5Vp-p (up to 100% white level from the sync chip). Input at low impedance (75Ω or less).
3	AGCADJ	Vcc1/2		AGC gain adjustment pin.
4	AGCTC			AGC detection filter connection.
5	PICT	Vcc1/2		

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
9	EXT-R			External digital signal input. There are two threshold values: V_{th1} (approximately 1.2V) and V_{th2} (approximately 2.2V). When one of the EXT-RGB signals exceeds V_{th1}, all of the RGB outputs go to black level (black side clip level); when an input exceeds V_{th2}, only the corresponding output goes to white level (white side limiter level).
10	EXT-G			
11	EXT-B			
39	R OUT	$\frac{V_{cc2}}{2}$		RGB primary color signal output.
41	G OUT			

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
49	B-YIN			Color difference demodulation circuit inputs during DPAL mode. Leave this pin open for NTSC. Color difference signal is input respectively when Y/color difference input. (Standard input is 0.15Vp-p.) At this time, the bias is 3.5V.
50	R-YIN			
51	COUT	2.3V		Color adjusted chroma signal is output. When taking the chroma signal, connect to GND with a load resistor (approximately 5kΩ).
52	HUE/RST	3.2V		

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
55	RBRT	$V_{cc1}/2$		Fine adjustment for R and B signal brightness.
56	BBRT			
57	RGB-GAIN	$V_{cc1}/2$		Adjusts RGB output amplitude gain.
58	GAMMA2	$V_{cc1}/2$		Adjusts voltage gain change point γ 2.
59	GAMMA1	$V_{cc1}/2$		Adjusts voltage gain change point γ 1.
60	BRIGHT			

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
61	CONTRAST	$V_{cc1}/2$		Contrast adjustment.
62	CIN			Video signal input when using composite input. Chroma signal input when using Y/C input. Leave this pin open when Y/color difference input.
63	R-GAIN	$V_{cc1}/2$		Fine adjustment for R and B signal contrast.
64	B-GAIN			

Setting Conditions for Measuring Electrical Characteristics

When measuring the DC characteristics, the TG block must be horizontally synchronized by performing Setting 2. Setting 2 must also be performed when measuring the AC characteristics. When measuring items with bands greater than 2MHz such as the Y frequency response or sharpness characteristics, settings 1 and 3 must also be performed and measurements made with the sample-and-hold circuit set to through status.

Setting 1. System reset


After turning on the power, set SW52 to ON and start up V52 from GND in order to activate the timing controller system reset. (See Fig. 1-1.)

Setting 2. Horizontal AFC adjustment

Input SIG6 (VL = 0mV) to (A) and adjust VR12 so that WL and WH of the TP12 output waveform are the same. (See Fig. 1-2.)

Setting 3. S/H off

Input the signals shown in Fig. 1-3 to Pins 16, 17, 18 and 19 in order to set the sample-and-hold circuit to through status.



Electrical Characteristics – DC Characteristics (1)

Unless otherwise specified, Setting 2 and the following setting conditions are required.

V_{CC1} = 5.0V, V_{CC2} = 12.0V, GND1 = GND2 = GND, V_{DD} = 5.0V, V_{SS} = GND

V3, V5, V46, V55, V56, V57, V58, V59, V60, V61, V63, V64 = 2.5V

V52, V53 = 3.2V

SW3, SW5, SW46, SW52, SW53, SW55, SW56, SW57, SW58, SW59, SW60, SW61, SW63, SW64 = ON

Set SW7, SW8, SW9, SW10, SW11 and SW19 are setting A.

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Power supply characteristics						
Current consumption V _{CC1}	I _{CC11}	Input SIG5 to (A) and SIG3 (0dB) to (B). Measure the I _{CC1} current value. COMP input mode	35	44	53	mA</

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit	
Digital block I/O characteristics							
Input current 1	II1	Input pin with pull-up resistor* ¹ VIN = VSS	VDD = 5.0V	−240	−100	−40	μA
			VDD = 3.0V	−144	−60	−24	
Input current 2	II2	Input pin with pull-down resistor* ² VIN = VDD	VDD = 5.0V	40	100	240	μA
			VDD = 3.0V	24	60	144	
High level output voltage Output pins except CKO and RPD	VOH1	IOH = −2mA* ³	VDD = 5.0V	VDD −0.8			V
			VDD = 3.0V	VDD −1.0			
Low level output							

Electrical Characteristics – AC Characteristics (1)

Unless otherwise specified, Setting 2 and the following setting conditions are required.

Vcc1 = 5.0V, Vcc2 = 12.0V, GND1 = GND2 = GND, (VDD = 5.0V, VSS = GND)

V5, V55, V56, V57, V60, V61, V63, V64 = 2.5V V3, V58 = 0V V46, V59 = 5.0V

V52, V53 = 3.2V

SW3, SW5, SW46, SW52, SW53, SW55, SW56, SW57, SW58, SW59, SW60, SW61, SW63, SW64 = ON

Set SW7, SW8, SW9, SW10, SW11 and SW19 are setting A.

Unless otherwise specified, measure the non-reversed outputs for TP39, TP41 and TP43.

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Y signal block						
Video maximum gain	GV	Input SIG5 to (A) and measure the ratio between the output amplitude (white-black)				

Item		Symbol	Conditions	Min.	Typ.	Max.	Unit
AGC characteristics	APL = 90%	GAPL90	Adjust the output amplitude at TP41 when SIG1 (APL: 50%) is input to (A) to 1.5Vp-p with V61. Assume this as 0 dB, and obtain the TP41 output amplitude ratio when input SIG1 (APL: 90%) is input. V3 = 2.5V, V60 = 3.5V	-4	-2.5	-1	dB
	APL = 10%	GAPL10	Adjust the output amplitude at TP41 when SIG1 (APL: 50%) is input to (A) to 1.5Vp-p with V61. Assume this as 0dB, and obtain the TP41 output amplitude ratio when input SIG1 (APL: 10%) is input. V3 = 2.5V, V60 = 3.5V	1	2.5	4	dB
Contrast characteristics MAX		GCNTMX	Input SIG5 to (A) and obtain the ratio between the TP41 output amplitude when V61 = 2.5V and the TP41 output amplitude when V61 = 5V.	2	5		dB
Contrast characteristics MIN		GCNTMN	Input SIG5 to (A) and obtain the ratio between the TP41 output amplitude when V61 = 2.5V and the TP41 output amplitude when V61 = 1V.		-10	-6	dB
Carrier leak (residual carrier)		CRRLK	Input SIG3 (0dB) to (A) and (B). Adjust the chroma signal phase so that the amplitude (black – white) at TP43 is at a maximum. Using a spectrum analyzer, measure the input and the 3.58MHz or 4.43MHz component, and obtain $CRRLK = 150\text{mV} \times 10^{\Delta d/20}$ using their difference Δd . 				

Electrical Characteristics – AC Characteristics (2)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit	
Chroma signal block							
ACC amplitude characteristics 1	ACC1N	Input SIG6 (VL = 0mV) to (A) and SIG3 (0dB/+6dB/−20dB, 3.58MHz burst/chroma phase = 180°, or 4.43MHz burst/chroma phase = ±135°) to (B). Measure the output amplitude at TP51, assuming the output corresponding to 0dB, +6dB and −20dB as V0, V1 and V2, respectively. ACC1 = 20log (V1/V0) ACC2 = 20log (V2/V0)	NTSC	−3	0	+3	dB
	ACC1P		PAL SW7 = C	−3	0	+3	dB
ACC amplitude characteristics 2	ACC2N		NTSC	−3	0	+3	dB
	ACC2P		PAL SW7 = C	−3	0	+3	dB
APC pull-in range	FAPCNU	Input SIG6 (VL = 0mV) to (A) and SIG3 (0dB, 3.58MHz burst/chroma phase = 180°, or 4.43MHz burst/chroma phase = ±135°) to (B), and measure the output amplitude at TP43. Changing the SIG3 burst frequency, measure the frequency fl which TP43 output changes (the killer mode					

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Demodulation output amplitude ratio (NTSC)	VRBN	Input SIG6 (VL = 0mV) to (A) and SIG3 (0dB, 3.58MHz) to (B) and change the chroma phase. Assume the maximum amplitude at TP39 as VR, the maximum amplitude at TP41 as VG, and the maximum amplitude at TP43 as VB, and calculate VRBN = VR/VB and VGBN = VG/VB. V60 = 3.5V	0.53	0.63	0.73	
	VGBN		0.25	0.32	0.39	
Demodulation output phase difference (NTSC)	θ RBN	Input SIG6 (VL = 0mV) to (A) and SIG3 (0dB, 3.58MHz) to (B) and change the chroma phase. Assume the phase at which the maximum amplitude at TP39, TP41 and TP43 as θ R, θ G and θ B, respectively, and calculate θ RBN = θ R - θ B and θ GBN = θ G - θ B. V60 = 3.5V	99	109	119	deg
	θ GBN		230	242	254	deg
Demodulation output amplitude ratio (PAL)	VRBP	Input SIG6 (VL = 0mV) to (A) and SIG3 (0 dB, 4.43MHz) to (B) and change the chroma phase. Assume the maximum amplitude at TP39 as VR, the maximum amplitude at TP41 as VG, and the maximum amplitude at TP43 as VB, and calculate VRBP = VR/VB and VGBP = VG/V				

Electrical Characteristics – AC Characteristics (3)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
RGB signal output characteristics						
RGB output DC voltage	VOUT	Input SIG6 (VL = 0mV) to (A). Adjust V60 so that the output (black-black) at TP41 is 9Vp-p and measure the DC voltage at TP39, TP41 and TP43.	5.85	6.05	6.25	V
RGB output DC voltage difference	ΔV_{OUT}	Input SIG6 (VL = 0mV) to (A). Adjust V60 so that the output (black-black) at TP41 is 9Vp-p, measure the DC voltage at TP39, TP41 and TP43, and obtain the maximum difference between these values.		0	100	mV
Amount of change in brightness	BRTMX	Input SIG6 (VL = 0mV) to (A) and measure the output (black-black) at TP39, TP41 and TP43 when V60 = 0V.	9.0			V
	BRTMN	Input SIG6 (VL = 0mV) to (A) and measure the output (black-black) at TP39, TP41 and TP43 when V60 = 5V.			3.0	V
Amount of change in sub-brightness	SBBRT	Input SIG6 (VL = 0mV) to (A) and measure the difference between the outputs (black-black) at TP39 and TP43 and the output (black-black) at TP41 when V55 and V56 = 1V and when V55 and V56 = 4V.	± 2	± 4		V

Electrical Characteristics – AC Characteristics (4)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Sync separation, TG block						
Sync separation input voltage sensitivity	VSSEP	Input SIG6 (VL = 0mV, WS = 4.7μs, VS variable) to (A) and confirm that it is synchronized with the output at TP30. Gradually reduce the VS of SIG6 from 143mV and obtain the VS at which input and output become non-synchronized.		40	60	mV
HD output delay time	TDHDH	Input SIG6 (VL = 0mV, VS = 143mV, WS = 4.7μs) to (A) and measure the delay time with the output at TP30. TDHDH is from the falling edge of the input sync signal to the rising edge of TP30, and TDHDL from the rising edge of the input sync signal to the falling edge of TP30.	2.9	3.2	3.5	μs
	TDHDL		4.4	4.7	5.0	μs
Horizontal pull-in range	HPLLN	Input SIG6 (VL = 0mV, VS = 143mV, WS = 4.7μs, horizontal frequency variable) to (A) and confirm that it is synchronized with the output at TP30. Obtain the frequency fH where the input and output are synchronized by changing the horizontal frequency of SIG6 from the non-synchronized condition. HPLLN = fH – 15734, HPLLP = fH – 15625	NTSC ±500			Hz
	HPLLP					

Electrical Characteristics – AC Characteristics (5)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit		
Filter characteristics								
BPF center frequency	F0BPFN	Input SIG6 (VL = 0 mV) to (A) and SIG2 (0dB, frequency variable) to (B). Obtain frequencies fc1 and fc2 which reduce the output amplitude by 3dB from the maximum output at TP51 by changing the frequency, and calculate F0BPF = (fc1 + fc2)/2. Settings 1 and 3 are required.	NTSC	3.33	3.58	3.83	MHz	
	F0BPFP		PAL SW7 = C	4.13	4.43	4.73	MHz	
Amount of BPF attenuation	ATBPF	Input SIG6 (VL = 0mV) to (A) and SIG2 (0dB, frequency variable) to (B). Assume TP51 when the center frequency is input as 0dB and measure the output level at TP51 when the frequencies noted on the right are input. Settings 1 and 3 are required.	NTSC	2.78MHz	-7	-3	-1	dB
				1.50MHz		-23	-15	dB
			PAL SW7 = C	3.23MHz	-8			

Description of Electrical Characteristics Measurement Methods




Fig. 2. Measuring the delay between external RGB input and output




Fig. 3. BPF center frequency










Fig. 4. Output transition time measurement condition



Input Waveforms (1)

SG No.	Waveform
SIG1	APL variable, 5-step waveform  APL10% 0.357V 0.143V APL50% 0.179V APL90% 0.357V
SIG2	 Sine wave video signal with burst. (Amplitude and frequency are variable.) VSWEEP
SIG3	Chroma signal: Burst, chroma frequency (3.579545MHz, 4.433619MHz) Chroma phase and burst frequency variable


Input Waveforms (2)

SG No.	Waveform
SIG6	 VL amplitude is variable. VS variable: 143mV unless otherwise specified WS variable: 4.7μs unless otherwise specified fH variable: 15.734kHz (NTSC) or 15.625kHz (PAL) unless otherwise specified
SIG7	 VL amplitude is variable.
SIG8	 Frequency variable
SIG9	

Description of Operation

The CXA1854AR incorporates the three functions of an RGB decoder block, an RGB driver block and a timing generator (TG) block onto a single chip using BiCMOS technology. This section describes these functions and their mutual relationship.

1) Description of the overall configuration



2) Description of RGB decoder block operation

- VXO, APC detection

The VXO local oscillation circuit is crystal oscillation circuit. The phases of the input burst signal and the VXO oscillator output are compared in the APC detection block, and the detective output is used to form a PLL loop that controls the VXO oscillation frequency, which means that the need for adjustments is eliminated. In addition, the filter f_0 is automatically adjusted, since the BPF and TRAP center frequency is feedback controlled by VXO.

- Crystal oscillator for the XVXO pin connection

A 3.579545MHz crystal vibrator is connected to the XVXO pin during NTSC, and a 4.433619MHz crystal vibrator during PAL. (Use KINSEKI CX-5F crystal vibrator with a load capacity of 16pF, frequency deviation within ± 30 ppm, and frequency temperature characteristics within ± 30 ppm.)

- External inputs


Digital input with two thresholds is optimal for multiplexed character output to screens. When one of the RGB inputs is higher than the lower threshold V_{th1} , all RGB outputs go to black level. When the higher threshold V_{th2} is exceeded, the output for only the signal in question goes to white level, while the other outputs remain at black level. Externally connect a pull-down resistor (10k Ω or more).

3) Description of RGB driver block operation

- 2-point γ compensation circuit

- Sample-and-hold circuit

As the LCD panels sample-and-hold RGB signals simultaneously, RGB signal output from CXA1854AR must be synchronized to LCD panel drive pulses and sample-and-hold performed. Sample-and-hold is performed by receiving the SH1 to SH4 pulses from the TG block. Since LCD panels perform color coding using an RGB delta arrangement, each horizontal line must be compensated by 1.5 dots. This relationship is reversed during right/left inversion. These timing pulses are generated by the TG block. Accordingly, RGB signals are each sampled-and-held at the optimal timing and output by the RGB driver block.



Example of sample-and-hold circuits and S/H timing

- RGB output

RGB outputs (Pins 39, 41, and 43) are reversed each horizontal line by the FRP pulse supplied from the TG block as shown in the figure below. Feedback is applied so that the center voltage

4) Description of TG block operation

This section describes the main functions of the TG block. (See individual description materials for details.)

- PLL circuit block

The PLL circuit block contains a phase comparator and frequency division counter circuit in order to accurately align the timing, and performs PLL operation by externally connecting a VCO circuit. The average voltage of the RPD pin (Pin 12) is locked roughly in the center by adjusting it to $V_{DD}/2$. (See the attached Application Circuit for the external circuit diagram. The 1T369 is recommended as the vari-cap diode used in the VCO circuit.)

- SYNC detection circuit

This circuit separates the input SYNC signal into HSYNC and VSYNC, and recognizes the EVEN and ODD fields and line numbers, etc. This circuit is necessary for the reasons (1) and (2).

(1) Shifts 1.5 dots each horizontal line for the RGB delta arrangement.

(2) Field recognition and accurate line number recognition for changing the eliminated lines for each EVEN and ODD field and smoothing the picture during PAL.

In addition, if the SYNC waveform is not detected for more than a certain interval, the unit shifts automatically to the free running state and the LCD panel is driven by self oscillation.

- Pulse generator block

The pulse generator circuit is synchronized to the previously mentioned SYNC detection circuit and PLL circuit, and generates the pulses necessary to drive the LCD panel. (The main

5) Description of TG block mode settings

- SLCK: Selects the driven LCD panel.

L	Selects the LCX009
H	Selects the LCX005

Note) The VCO frequency varies depending on the used panel.

VCO center frequency

LCX005 (702fh)

NTSC	11.06MHz
PAL	10.97MHz

LCX009 (1050fh)

NTSC	16.52MHz
PAL	16.41MHz

The external VCO circuit diagram is shown in the Application Circuit.


Recommended value: L value LCX005: 10 μ H, LCX009: 4.7 μ H

- RGT: Switches the horizontal scan direction.


LCX009AK/AKB and LCX005BK/BKB Color Coding Diagram

The delta arrangement is used for the color coding in the LCD panels with which this IC is compatible. Note that the shaded region within the diagram is not displayed.


LCX009AK/AKB pixel arrangement




LCX005BK/BKB pixel arrangement



Application Circuit – NTSC (COMP and Y/C input)




LCX005 Horizontal Direction Timing Chart (NTSC, PAL)




Note) During Y/C input, the HST timing is delayed 6fh from the above timing.
The third row of the timing chart "

LCX005 Horizontal Direction Timing Chart (NTSC, PAL)




Note) During Y/C input, the HST timing is delayed 6fh from the above timing.
The third row of the timing chart "BLK" is a pulse indicated as a reference and is not a pulse output from pins.
FRP polarity is not specified.

LCX005 Horizontal Direction Timing Chart (NTSC, PAL)




Note) During Y/C input, the HST timing is delayed 6fh from the above timing.
The third row of the timing chart "BLK" is a pulse indicated as a reference and is not a pulse output from pins.
FRP polarity is not specified.

LCX005 Horizontal Direction Timing Chart (NTSC, PAL)




Note) During Y/C input, the HST timing is delayed 6fh from the above timing.
The third row of the timing chart "BLK" is a pulse indicated as a reference and is not a pulse output from pins.
FRP polarity is not specified.

LX005 Vertical Direction Timing Chart (NTSC)




Note) The second and fourth rows of the timing chart "VD" and "BLK" are pulses indicated as a reference and are not pulses output from pins.

LCX005 Vertical Direction Timing Chart (PAL)




LCX009 Horizontal Direction Timing Chart (NTSC, PAL)




Note) During Y/C input, the HST timing is delayed 6fh from the above timing.
The third row of the timing chart "BLK" is a pulse indicated as a reference and is not a pulse output from pins.
FRP polarity is not specified.

LCX009 Horizontal Direction Timing Chart (NTSC, PAL)




LCX009 Horizontal Direction Timing Chart (NTSC, PAL)




Note) During Y/C input, the HST timing is delayed 6fh from the above timing.
The third row of the timing chart "BLK" is a pulse indicated as a reference and is not a pulse output from pins.
FRP polarity is not specified

LCX009 Horizontal Direction Timing Chart (NTSC, PAL)



Note) During Y/C input, the HST timing is delayed 6fh from the above timing.
The third row of the timing chart "BLK" is a pulse indicated as a reference and is not a pulse output from pins.
FRP polarity is not specified.

LCX009 Vertical Direction Timing Chart (NTSC)



Note) The second and fourth rows of the timing chart "VD" and "BLK" are pulses indicated as a reference and are not pulses output from pins.

Package Outline

Unit: mm

64PIN LQFP (PLASTIC)

