### INTEGRATED CIRCUITS

# DATA SHEET

74F168\*, **74F169**4-bit up/down binary synchronous counter

\* Discontinued part. Please see the Discontinued Product List in Section 1, page 21.

Product specification

1996 Jan 05

IC15 Data Handbook





### 4-bit up/down binary synchronous counter

74F169

#### **FEATURES**

- Synchronous counting and loading
- Up/Down counting
- Modulo 16 binary counter
- Two Count Enable inputs for n-bit cascading
- Positive edge-triggered clock
- Built-in carry look-ahead capability
- Presettable for programmable operation

#### **DESCRIPTION**

The 74F169 is a 4-bit synchronous, presettable Modulo 16 up/down counter featuring an internal carry look-ahead for applications in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when instructed by the Count Enable inputs and internal gating. This mode of operation eliminates the output spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the flip-flops on the Low-to-High transition of the clock.


The counter is fully programmable; that is, the outputs may be preset to either level.

Presetting is synchronous with the clock and takes place regardless of the levels of the Count Enable inputs. A Low level on the Parallel Enable (PE) input disables the counter and causes the data at the  $D_{n}$  input to be loaded into the counter on the next Low-to-High transition of the clock.

The direction of counting is controlled by the Up/Down  $(U/\overline{D})$  input; a High will cause the count to increase, a Low will cause the count to decrease.

The carry look-ahead circuitry provides for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two Count Enable inputs  $(\overline{\text{CET}},\,\overline{\text{CEP}})$  and a Terminal Count  $(\overline{\text{TC}})$  output. Both Count Enable inputs must be Low to count. The  $\overline{\text{CET}}$  input is fed forward to enable the  $\overline{\text{TC}}$  output. The  $\overline{\text{TC}}$  output thus enabled will produce a Low output pulse with a duration approximately equal to the High level portion of the  $Q_0$  output. The Low level  $\overline{\text{TC}}$  pulse is used to enable successive cascaded stages.

#### PIN CONFIGURATION



TYPE	TYPICAL f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT (TOTAL)
74F169	115MHz	35mA

#### ORDERING INFORMATION

	ORDER CODE		
DESCRIPTION	COMMERCIAL RANGE $V_{CC}$ = 5V $\pm 10\%$ , $T_{amb}$ = 0°C to +70°C	PKG DWG#	
16-pin plastic DIP	N74F169N	SOT38-4	
16-pin plastic SO	N74F169D	SOT109-1	

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D <sub>0</sub> - D <sub>3</sub>	Parallel data inputs	1.0/1.0	20μA/0.6mA
CEP	Count Enable parallel input (active Low)	1.0/1.0	20μA/0.6mA
CET	Count Enable Trickle input (active Low)	1.0/2.0	20μA/1.2mA
СР	Clock input (active rising edge)	1.0/1.0	20μA/0.6mA
PE	Parallel Enable input (active Low)	1.0/1.0	20μA/0.6mA
U/D	Up/Down count control input	1.0/1.0	20μA/0.6mA
Q <sub>0</sub> - Q <sub>3</sub>	Flip-flop outputs	50/33	1.0mA/20mA
TC	Terminal count output (active Low)	50/33	1.0mA/20mA

NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: 20μA in the High state and 0.6mA in the Low state.


### 4-bit up/down binary synchronous counter

74F169

#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



#### **FUNCTIONAL DESCRIPTION**

The 74F169 uses edge-triggered J-K-type flip-flops and have no constraints on changing the control or data input signals in either state of the clock. The only requirement is that the various inputs attain the desired state at least a setup time before the rising edge of the clock and remain valid for the recommended hold time thereafter. The parallel load operation takes precedence over the other operations, as indicated in the Mode Select Table. When  $\overline{\text{PE}}$  is Low, the data on the  $D_0$  -  $D_3$  inputs enter the flip-flops on the next rising edge of the Clock. In order for counting to occur, both  $\overline{\text{CEP}}$  and  $\overline{\text{CET}}$  must be Low and  $\overline{\text{PE}}$  must be High; the U/D input determines the direction of counting. The Terminal Count (TC) output is normally High and goes Low, provided that  $\overline{\text{CET}}$  is Low,

when a counter reaches zero in the Count Down mode or reaches 15 in the Count Up mode. The  $\overline{\text{TC}}$  output state is not a function of the Count Enable Parallel ( $\overline{\text{CEP}}$ ) input level. Since the  $\overline{\text{TC}}$  signal is derived by decoding the flip-flop states, there exists the possibility of decoding spikes on  $\overline{\text{TC}}$ . For this reason the use of  $\overline{\text{TC}}$  as a clock signal is not recommended (see logic equations below).

1) Count Enable =  $\overline{CEP} \cdot \overline{CET} \cdot \overline{PE}$ 

2) Up:  $\overline{TC} = Q_0 \cdot Q_3 \cdot (U/\overline{D}) \cdot \overline{CET}$ 

3) Down:  $\overline{TC} = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot (U/\overline{D}) \cdot \overline{CET}$ 

#### **MODE SELECT — FUNCTION TABLE**

		INP	UTS			ОИТРИТ	'S	OPERATING MODE
СР	U/D	CEP	CET	PE	D <sub>n</sub>	Q <sub>n</sub>	TC	OPERATING MODE
1	Х	Х	Х	I	I	L	(1)	Parallel load (Dn→Qn)
1	Х	Х	Х	Х	Х	Н	(1)	
1	h	Ι	I	h	Х	Count Up	(1)	Count Up (increment)
1	I	I	I	h	Х	Count Down	(1)	Count Down (decrement)
1	Х	h	Х	h	Х	q <sub>n</sub>	(1)	Hold (do nothing)
1	Х	Х	Х	h	Х	q <sub>n</sub>	Н	

H = High voltage level steady state

h = High voltage level one setup time prior to the Low-to-High clock transition

L = Low voltage level steady state

= Low voltage level one setup time prior to the Low-to-High clock transition

q = Lower case letters indicate the state of the referenced output prior to the Low-to-High clock transition

X = Don't care

↑ = Low-to-High clock transition

(1) = The TC is Low when CET is Low and the counter is at Terminal Count. Terminal Count Up is (HHHH) and Terminal Count Down is (LLLL).

# 4-bit up/down binary synchronous counter


74F169

#### **MODE SELECT TABLE**


	INP	UTS		OPERATING MODE				
PE	CEP	CET	U/D	OFERATING MODE				
L	Х	Х	Х	$Load(D_n \rightarrow Q_n)$				
Н	L	L	Н	Count Up (Increment)				
Н	L	L	L	Count Down (Decrement)				
H	Н	Х	Х	No Change (Hold)				
Н	Х	Н	Χ	No Change (Hold)				

H = High Voltage
L = Low Voltage Level
X = Don't care

#### **STATE DIAGRAM**



#### **LOGIC DIAGRAM**



# 4-bit up/down binary synchronous counter

74F169

#### **APPLICATION**




Figure 1. Synchronous Multistage Counting Scheme

#### **ABSOLUTE MAXIMUM RATINGS**

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage	-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage	-0.5 to +7.0	V
I <sub>IN</sub>	Input current	-30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in High output state	−0.5 to +V <sub>CC</sub>	V
I <sub>OUT</sub>	Current applied to output in Low output state	40	mA
T <sub>amb</sub>	Operating free-air temperature range	0 to +70	°C
T <sub>STG</sub>	Storage temperature	-65 to +150	°C

#### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER			UNIT	
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	High-level input voltage	2.0			V
V <sub>IL</sub>	Low-level input voltage			0.8	V
I <sub>IK</sub>	Input clamp current			-18	mA
I <sub>OH</sub>	High-level output current			-1	mA
I <sub>OL</sub>	Low-level output current			20	mA
T <sub>amb</sub>	Operating free-air temperature range	0		70	°C

1996 Jan 05 5

# 4-bit up/down binary synchronous counter

74F169

#### DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETE	R	TEST CONDITIONS <sup>NO TA</sup>	TEST CONDITIONS <sup>NO TAG</sup>				UNIT
V	Lligh lovel output valtage		V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX,	±10%V <sub>CC</sub>	2.5			V
V <sub>OH</sub>	High-level output voltage		$V_{IH} = MIN, I_{OH} = MAX$	±5%V <sub>CC</sub>	2.7	3.4		V
V	Low lovel output voltage		$V_{CC} = MIN, V_{IL} = MAX,$	±10%V <sub>CC</sub>		0.35	0.50	V
V <sub>OL</sub>	Low-level output voltage		$V_{IH} = MIN, I_{OL} = MAX$	±5%V <sub>CC</sub>		0.35	0.50	V
$V_{IK}$	Input clamp voltage		$V_{CC} = MIN, I_I = I_{IK}$			-0.73	-1.2	V
II	Input current at maximun voltage	n input	$V_{CC} = MAX, V_I = 7.0V$			100	μА	
I <sub>IH</sub>	High-level input current		$V_{CC} = MAX, V_I = 2.7V$				20	μА
	Low-level input current	CET	$V_{CC} = MAX, V_I = 0.5V$				-1.2	mA
I <sub>IL</sub>	Low-level input current	Others	$V_{CC} = MAX, V_I = 0.5V$				-0.6	mA
los	Short-circuit output curre	nt <sup>NO TAG</sup>	V <sub>CC</sub> = MAX		-60		-150	mA
I <sub>CC</sub>	Supply current (total) <sup>4</sup>		V <sub>CC</sub> = MAX		35	52	mA	

#### NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- For conditions shown as wink of MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
   All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = 25°C.
   Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.
- 4. I<sub>CC</sub> is measured after applying a momentary 4.5V, then ground to the clock input with all other inputs grounded and all outputs open.

# 4-bit up/down binary synchronous counter

74F169

#### **AC ELECTRICAL CHARACTERISTICS**

				LIMITS						
SYMBOL	PARAMETER	TEST CONDITIONS	'	<sub>amb</sub> = +25° V <sub>CC</sub> = +5V 50pF, R <sub>L</sub> =	1	T <sub>amb</sub> = 0°C V <sub>CC</sub> = +5 C <sub>L</sub> = 50pF,	UNIT			
			MIN	TYP	MAX	MIN	MAX			
f <sub>MAX</sub>	Maximum clock frequency	Waveform 1	100	115		90		MHz		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to Q <sub>n</sub> (PE, High or Low)	Waveform 1	3.0 4.0	6.5 9.0	8.5 11.5	3.0 4.0	9.5 13.0	ns ns		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to TC	Waveform 1	5.5 4.0	12.0 8.5	15.5 11.0	5.5 4.0	17.0 12.5	ns ns		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CET to TC	Waveform 2	2.5 2.5	4.5 6.0	6.0 8.0	2.5 2.5	7.0 9.0	ns ns		
t <sub>PLH</sub>	Propagation delay U/D to TC	Waveform 3	3.5 4.0	8.5 8.0	15.0 10.5	3.5 4.0	15.5 12.0	ns ns		

#### **AC SETUP REQUIREMENTS**

SYMBOL	PARAMETER	TEST CONDITIONS	V <sub>CC</sub> =	+25°C	T <sub>amb</sub> = 0°C V <sub>CC</sub> = +5. C <sub>L</sub> = 50pF,	UNIT	
			MIN	TYP	MIN	MAX	
$t_{s}(H)$ $t_{s}(L)$	Setup time, High or Low D <sub>n</sub> to CP	Waveform 4	4.0 4.0		4.5 4.5		ns ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low D <sub>n</sub> to CP	Waveform 4	3.0 3.0		3.5 3.5		ns ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Set-up time, High or Low CEP or CET to CP	Waveform 5	5.0 5.0		5.5 5.5		ns ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low CEP or CET to CP	Waveform 5	0 0		0 0		ns ns
$t_s(H)$ $t_s(L)$	Set-up time, High or Low PE to CP	Waveform 4	8.0 8.0		9.0 9.0		ns ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low PE to CP	Waveform 4	0 0		0 0		ns ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Set-up time, High or Low U/D to CP	Waveform 6	11.0 7.0		12.5 8.0		ns ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low U/D to CP	Waveform 6	0 0		0 0		ns ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP <sub>U</sub> or CP <sub>D</sub> pulse width, High or Low	Waveform 1	5.0 5.0		5.5 5.5		ns ns


# 4-bit up/down binary synchronous counter

74F169


#### **AC WAVEFORMS**

For all waveforms,  $V_M = 1.5V$ 


The shaded areas indicate when the input is permitted to change for predictable output performance.




Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency




Waveform 3. Propagation Delay  $U/\overline{D}$  Input to Terminal Count Output




Waveform 5. Count Enable Setup and Hold Times



Waveform 2. Propagation Delays CET Input to Terminal Count Output



Waveform 4. Parallel Data and Parallel Enable Setup and Hold Times




Waveform 6. Up/Down Control Setup and Hold Times

# 4-bit up/down binary synchronous counter

74F169

#### TIMING DIAGRAM (Typical Load, Count, and Inhibit Sequences)




#### NOTES:

The operation of the 74F169 is similar to the Illustration above.

- 1. Load (preset) to BCD seven
- 2. Count up to eight, nine (maximum), zero, one, and two
- 3. Inhibit
- 4. Count down to one, zero (minimum), nine, eight, and seven

#### **TEST CIRCUIT AND WAVEFORM**




# 4-bit up/down binary synchronous counter

74F168\*, 74F169

#### DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	b <sub>2</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.030

scale

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT38-4					<del>92-11-17</del> 95-01-14


<sup>\*</sup> Discontinued part. Please see the Discontinued Product List in Section 1, page 21.

# 4-bit up/down binary synchronous counter

74F168\*, 74F169

#### SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.39 0.38	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT109-1	076E07S	MS-012AC				<del>-95-01-23-</del> 97-05-22	

<sup>\*</sup> Discontinued part. Please see the Discontinued Product List in Section 1, page 21.

### 4-bit up/down binary synchronous counter

74F168\*, 74F169

DEFINITIONS						
Data Sheet Identification	Product Status	Definition				
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.				
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.				
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.				

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 Philips Semiconductors and Philips Electronics North America Corporation register eligible circuits under the Semiconductor Chip Protection Act.

© Copyright Philips Electronics North America Corporation 1996

All rights reserved. Printed in U.S.A.

(print code) Date of release: July 1994

Document order number:

9397-750-05087

<sup>\*</sup> Discontinued part. Please see the Discontinued Product List in Section 1, page 21.