Revised August 2000

100344 Low Power 8-Bit Latch with Cut-Off Drivers

General Description

FAIRCHILD

SEMICONDUCTOR

The 100344 contains eight D-type latches, individual inputs (D_n), outputs (Q_n), a common enable pin (\overline{E}), latch enable (LE), and output enable pin (OEN). A Q output follows its D input when both E and LE are LOW. When either E or LE (or both) are HIGH, a latch stores the last valid data present on its D input prior to \overline{E} or \overline{LE} going HIGH.

A HIGH on $\overline{\text{OEN}}$ holds the outputs in a cut-off state. The cut-off state is designed to be more negative than a normal ECL LOW level. This allows the output emitter-followers to turn off when the termination supply is -2.0V, presenting a high impedance to the data bus. This high impedance reduces termination power and prevents loss of low state noise margin when several loads share the bus.

The 100344 outputs are designed to drive a doubly terminated 50 Ω transmission line (25 Ω load impedance). All inputs have 50 kΩ pull-down resistors.

Features

- Cut-off drivers
- Drives 25Ω load
- Low power operation
- 2000V ESD protection
- Voltage compensated operating range = -4.2V to -5.7V


July 1988

Ordering Code:


Order Number	Package Number	Package Description
100344PC	N24E	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide
100344QC	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
100344QI		28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Industrial Temperature Range (–40°C to +85°C)

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagrams



© 2000 Fairchild Semiconductor Corporation DS009883 www.fairchildsemi.com



www.fairchildsemi.com

Absolute Maximum Ratings(Note 2)

 $\begin{array}{l} \mbox{Storage Temperature} (T_{STG}) \\ \mbox{Maximum Junction Temperature} (T_J) \\ \mbox{V}_{EE} \mbox{Pin Potential to Ground Pin} \\ \mbox{Input Voltage} (DC) \\ \mbox{Output Current} (DC \mbox{Output HIGH}) \\ \mbox{ESD} (Note 3) \end{array}$

 $\begin{array}{l} -65^{\circ}\text{C to} +150^{\circ}\text{C} \\ +150^{\circ}\text{C} \\ -7.0\text{V to} +0.5\text{V} \\ \text{V}_{\text{EE}} \text{ to} +0.5\text{V} \\ -100 \text{ mA} \\ \geq 2000\text{V} \end{array}$

Recommended Operating Conditions

Case Temperature (T _C)	
Commercial	0°C to +85°C
Industrial	-40° C to $+85^\circ$
Supply Voltage (V _{EE})	-5.7V to -4.2V

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: ESD testing conforms to MIL-STD-883, Method 3015.

Commercial Version

DC Electrical Characteristics (Note 4)

$V_{EE} = -4.2V$ to -5.7V, $V_{CC} = V_{CCA} = GND$, $T_C = 0^{\circ}C$ to $+85^{\circ}C$

Symbol	Parameter	Min	Тур	Max	Units	Conditions		
V _{OH}	Output HIGH Voltage	-1025	-955	-870	mV	$V_{IN} = V_{IH}$ (Max)	Loading with	
V _{OL}	Output LOW Voltage	-1830	-1705	-1620	mV	or V _{IL} (Min)	25Ω to $-2.0V$	
√ _{онс}	Output HIGH Voltage	-1035			mV	$V_{IN} = V_{IH}$ (Min)	Loading with	
V _{OLC}	Output LOW Voltage			-1610	mV	or V _{IL} (Max)	25 Ω to –2.0V	
V _{OLZ}	Cutoff LOW Voltage			-1950	mV	V _{IN} = V _{IH} (Min)	OEN = HIGH	
						or V _{IL} (Max)		
V _{IH}	Input HIGH Voltage	-1165		-870	mV	Guaranteed HIGH Si	gnal for All Inputs	
V _{IL}	Input LOW Voltage	-1830		-1475	mV	Guaranteed LOW Signal for All Inputs		
IL	Input LOW Current	0.50			μA	$V_{IN} = V_{IL}$ (Min)		
IIH	Input HIGH Current			240	μΑ	V _{IN} = V _{IH} (Max)		
IEE	Power Supply Current					Inputs Open		
		-178		-85	mA	$V_{EE} = -4.2V$ to $-4.8V$	1	
		-185		-85		$V_{FF} = -4.2V$ to $-5.7V$	1	

Note 4: The specified infinits represent the worst case value for the parameter. Since these values normally occur at the temperature externes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

AC Electrical Characteristics

 V_{EE} = -4.2V to -5.7V, V_{CC} = V_{CCA} = GND

Symbol	Parameter		$T_{C} = 0^{\circ}C$ $T_{C} = +25^{\circ}C$ $T_{C} = +85^{\circ}C$ Units	Conditions						
Cynhool	i araffeter		Min	Max	Min	Max	Min	Max	Units	Conditions
t _{PLH}	Propagation Delay		0.90	2.10	0.90	2.10	1.00	2.30	ns	Figures 1, 2
t _{PHL}	D _n to Output		0.90	2.10	0.90	2.10	1.00	2.30	115	(Note 5)
t _{PLH}	Propagation Delay		1.60	3.10	1.60	3.10	1.80	3.40	ns	Figures 1, 4
t _{PHL}	LE, E to Output		1.00	5.10	1.00	5.10	1.00	3.40	115	(Note 5)
t _{PZH}	Propagation Delay		1.60	4.20	1.60	4.20	1.60	4.20	ns	Figures 1, 2
t _{PHZ}	OEN to Output		1.00	2.70	1.00	2.70	1.00	2.70	115	(Note 5)
t _{TLH}	Transition Time		0.45	2.00	0.45	2.00	0.45	2.00	ns	Figures 1, 3
t _{THL}	20% to 80%, 80% to 20%		0.45	2.00	0.45	2.00	0.45	2.00	115	rigules 1, 5
t _S	Setup Time	D ₀ -D ₇	1.00		1.00		1.10		ns	Figures 1, 3
t _H	Hold Time	D ₀ -D ₇	0.10		0.10		0.10		ns	Figures 1, 3
t _{PW} (H)	Pulse Width HIGH		2.00		2.00		2.00		ns	Figures 1, 3

Note 5: The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching.


100344

Commercial Version (Continued) **PLCC AC Electrical Characteristics** $V_{EE} = -4.2V$ to -5.7V, $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	$T_C = 0^\circ C$		$T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$		Units	Conditions
		Min	Max	Min	Max	Min	Max	onits	Sonutions
t _{PLH}	Propagation Delay	0.90	1.90	0.90	1.90	1.00	2.10	ns	Figures 1, 2
t _{PHL}	D _n to Output	0.90	1.90	0.90	1.90	1.00	2.10	ns	(Note 6)
t _{PLH}	Propagation Delay	1.60	2.90	1.60	2.90	1.80	3.20		Figures 1, 4
t _{PHL}	LE, E to Output	1.00	2.90	1.00	2.90	1.60	3.20	ns	(Note 6)
t _{PZH}	Propagation Delay	1.60	4.00	1.60	4.00	1.60	4.00	ns	Figures 1, 2
t _{PHZ}	OEN to Output	1.00	2.50	1.00	2.50	1.00	2.50	115	(Note 6)
t _{TLH}	Transition Time	0.45	1.00	0.45	1.90	0.45	4.00		Figures 1. 2
t _{THL}	20% to 80%, 80% to 20%	0.45	1.90	0.45	1.90	0.45	1.90	ns	Figures 1, 3
t _S	Setup Time D ₀ -D ₇	0.90		0.90		1.00		ns	Figures 1, 3
t _H	Hold Time D ₀ -D ₇	0.00		0.00		0.00		ns	Figures 1, 3
t _{PW} (H)	Pulse Width HIGH	2.00		2.00		2.00	ns		Figures 1, 3
	LE, E	2.00		2.00				ns	Figures 1, 3
t _{OSHL}	Maximum Skew Common Edge								PLCC Only
	Output-to-Output Variation		330		330		330	ps	(Note 7)
	Data to Output Path								
t _{OSLH}	Maximum Skew Common Edge								PLCC Only
	Output-to-Output Variation		330		330		330	ps	(Note 7)
	Data to Output Path								
t _{OST}	Maximum Skew Opposite Edge								PLCC Only
	Output-to-Output Variation		330		330		330	ps	(Note 7)
	Data to Output Path								
t _{PS}	Maximum Skew					1			PLCC Only
	Pin (Signal) Transition Variation		230		230		230	ps	(Note 7)
	Data to Output Path								

Note 6: The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching.

Note 7: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same pack-aged device. The specifications apply to any outputs switching in the same direction either HIGH-to-LOW (t_{OSHL}), or LOW-to-HIGH (t_{OSLH}), or in opposite directions both HL and LH (t_{OST}). Parameters $t_{\rm OST}$ and $t_{\rm ps}$ guaranteed by design.



www.fairchildsemi.com

