* This is advanced information and specifications are subject to change without notice.

1.048,576 WORD x 4 BIT DYNAMIC RAM

DESCRIPTION

The TC514410J/Z is the new generation dynamic RAM organized 1,048,576 words by 4 bits. The TC514410J/Z utilizes TOSHIBA's CMOS Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC514410J/Z to be packaged in a standard 26/20 pin plastic SOJ and 20 pin plastic ZIP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 5V±10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

FEATURES

· 1,048,576 word by 4 bit organization

· Fast access time and cycle time

		TC514410J/Z-80/				
t _{RAC}	RAS Access Time	80ns	100ns			
tAA	Column Address Access Time	40ns	50ns			
ECAC	CAS Access Time	20ns	25ns			
tRC	Cycle Time	150ns	180ns			
^t PC	Fast Page Mode Cycle Time	50ns	60ns			

 Single power supply of 5V±10% with a built-in VBB generator

PIN CONNECTION (TOP VIEW)

Plastic	SOJ	Plastic	ZIP
WI 101 [] W2 102 [] WE WE I3 RAS [] A9 [] A1 [] A2 [] A3 [] A3 [] VCC [] WI VCC []	26] V SS 25] W4/104 24] W3/103 23] CAS 22] OE 18] A8 17] A7 16] A6 15] A5 14] A4	OE	CAS 4 W4/104 6 W1/101 6 WB/WE 10 A9 12 A1 14 A3 16 A4 18 A6
- "		T	20 A8


PIN NAMES

A0 ∿ A9	Address Inputs
RAS	Row Address Strobe
ČAS	Column Address Strobe
VB/WE	Write Per Bit/Read/ Write Input
ŌĒ	Output Enable
W1/IO1 ∿ W4/IO4	Write Selection/ Data Input/Output
VCC	Power (+5V)
Vss	Ground

· Low Power

578mW MAX. Operating (TC514410J/Z-80) 495mW MAX. Operating (TC514410J/Z-10) 5.5mW MAX. Standby

- Outputs unlatched at cycle end allows two-dimensional chip selection
- Read-Modify-Write, CAS before RAS refresh, RAS-only refresh, Hidden refresh, Write Per Bit and Fast Page Mode capability
- · All inputs and outputs TTL compatible
- 1024 refresh cycles/16ms
- Package Plastic SOJ: TC514410J
 Plastic ZIP: TC514410Z



ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTE
Input Voltage	VIN	-1~7	v	1
Output Voltage	VOUT	-1∿7	v	1
Power Supply Voltage	V _{CC}	-1∿7	v	1
Operating Temperature	TOPR	0∿70	°C	1
Storage Temperature	TSTG	-55∿150	°C	$\frac{1}{1}$
Soldering Temperature Time	TSOLDER	260 • 10	°C•sec	1
Power Dissipation	PD	600	mW	
Short Circuit Output Current	IOUT	50	mA	1 1

RECOMMENDED DC OPERATING CONDITIONS (Ta=0.70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTE
VCC	Supply Voltage	4.5	5.0	5.5	V	2
v _{IH}	Input High Voltage	2.4	-	6.5	V	2
VIL	Input Low Voltage	-1.0	_	0.8	v	2

DC ELECTRICAL CHARACTERISTICS (v_{CC} =5 $v\pm10\%$, ta=0.70°C)

SYMBOL	PARAMETER		MIN.	MAX.	UNITS	NOTES
	OPERATING CURRENT	TC514410J/Z-80		105		
Icc1	Average Power Supply Operating Current (RAS, CAS, Address Cycling: tRC=tRC MIN.)	TC514410J/Z-10	-	90	mA	3,4,5
I _{CC2}	STANDBY CURRENT Power Supply Standby Current (RAS=CAS=V _{IH})		_	2	mA	
I _{CC3}	RAS ONLY REFRESH CURRENT Average Power Supply Current, RAS Only Mode	TC514410J/Z-80	_	105		
-663	(RAS Cycling, CAS=VIH: tRC=tRC MIN.)	TC514410J/Z-10	-	90	mA	3,5
I _{CC4}	FAST PAGE MODE CURRENT Average Power Supply Current, Fast Page Mode	TC514410J/Z-80	_	75		
004	(RAS=V _{IL} , CAS, Address Cycling: t _{PC} =t _{PC} MIN.)	TC514410J/Z-10	_	65	mA	3,4,5
I _{CC} 5.	STANDBY CURRENT Power Supply Standby Current (RAS=CAS=V _{CC} -0.2V)		-	1	mA	
I _{CC6}	CAS BEFORE RAS REFRESH CURRENT Average Power Supply Current, CAS Before	TC514410J/Z-80	-	105	mA	3
	RAS Mode (RAS, CAS Cycling: tRC=tRC MIN.)	TC514410J/Z-10	-	90	ша	ا
II(L)	INPUT LEAKAGE CURRENT Input Leakage Current, any input (OV_VIN_6.5V, All Other Pins Not Under Test=OV	1)	-10	10	μA	
I _{O(L)}	OUTPUT LEAKAGE CURRENT (DOUT is disabled, OV VOUT 5.5V)		-10	10	μA	
^v он	OUTPUT LEVEL Output "H" Level Voltage (L _{OUT} =-5mA)		2.4	-	v	
	OUTPUT LEVEL Output "L" Level Voltage (I _{OUT} =4.2mA)		-	0.4	v	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 $(V_{CC}=5V\pm10\%, Ta=0.70^{\circ}C)$ (Notes 6, 7, 8)

SYMBOL	PARAMETER	TC514	4410J/Z -80	TC514410J/Z -10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
t _{RC}	Random Read or Write Cycle Time	150	-	180	-	ns	
tRMW	Read-Modify-Write Cycle Time	205	-	245	-	ns	
tPC	Fast Page Mode Cycle Time	50	-	60	-	ns	
^t PRMW	Fast Page Mode Read-Modify-Write Cycle Time	105	-	125	-	ns	
t RAC	Access Time from RAS	-	80	-	100	ns	9,14,15
^t CAC	Access Time from CAS	-	20	-	25	ns	9,14
t _{AA}	Access Time from Column Address	-	40		50	ns	9,15
^t CPA	Access Time from CAS Precharge		45	-	55	ns	9
tCLZ	CAS to Output in Low-Z	0	-	0	-	ns	9
t _{OFF}	Output Buffer Turn-off Delay	0	20	0	20	ns	10
t _T	Transition Time (Rise and Fall)	3	50	3	50	ns	8
t _{RP}	RAS Precharge Time	60	-	70	-	ns	
tRAS	RAS Pulse Width	80	10,000	100	10,000	ns	
tRASP	RAS Pulse Width (Fast Page Mode)	80	200,000	100	200,000	ns	
tRSH	RAS Hold Time	20	-	25	-	ns	
tCSH	CAS Hold Time	80	-	100	-	ns	
tRHCP	CAS Precharge to RAS Hold Time	45	-	55		ns	
tCAS	CAS Pulse Width	20	10,000	25	10,000	ns	
tRCD	RAS to CAS Delay Time	20	60	25	75	ns	14
t _{RAD}	RAS to Column Address Delay Time	15	40	20	50	ns	15
tCRP	CAS to RAS Precharge Time	5	-	10	-	ns	
t _{CP}	CAS Precharge Time	10	-	10	-	ns	
tASR	Row Address Set-Up Time	0	-	0	-	ns	
tRAH	Row Address Hold Time	10	-	15	-	ns	
tASC	Column Address Set-Up Time	0	_	0	_	ns	
tCAH	Column Address Hold Time	15	T -	20		ns	
tAR	Column Address Hold Time referenced to RAS	60	_	75	-	ns	
tRAL	Column Address to RAS Lead Time	40	-	50	-	ns	
tRCS	Read Command Set-Up Time	0	-	0	-	ns	
tRCH	Read Command Hold Time	0	_	0	-	ns	11
tRRH	Read Command Hold Time referenced to RAS	0	-	0	_	ns	11
^t WCH	Write Command Hold Time	15	-	20	_	ns	
twcr	Write Command Hold Time referenced to RAS	60	-	75		ns	
tWP	Write Command Pulse Width	15	-	20	_	ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

SYMBOL	PARAMETER		410J/Z 80	TC514	410J/Z 0	UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.		
tRWL	Write Command to RAS Lead Time	20	-1	25	-	ns	
tCWL	Write Command to CAS Lead Time	20	_	25	_	ns	
tDS	Data Set-Up Time	0	-	0	-	ns	12
t _{DH}	Data Hold Time	15	-	20	_	ns	12
^t DHR	Data Hold Time referenced to RAS	60	-	75	-	ns	<u> </u>
tREF	Refresh Period	-	16	-	16	ms	
twcs	Write Command Set-Up Time	0	-	0	_	ns	13
t CWD	CAS to WE Delay Time	50	•	60		ns	13
tRWD	RAS to WE Delay Time	110	_	135	_	ns	: 13
tCPWD	CAS Precharge to WE Delay Time (Fast Page Mode)	75	1	90	-	ns	13
t _{AWD}	Column Address to WE Delay Time	70	_	85		ns	13
tCSR	CAS Set-Up Time (CAS before RAS Cycle)	5	-	5	-	ns	
^t CHR	CAS Hold Time (CAS before RAS Cycle)	15	-	20	_	ns	
t _{RPC}	RAS to CAS Precharge Time	0	1	0	_	ns	
tCPT	CAS Precharge Time (CAS before RAS Counter Test Cycle)	40	-	50		ns	
	RAS Hold Time referenced to OE	10	-	20	-	ns	
t _{OEA}	OE Access Time	-	20	-	25	ns	
	ŌĒ to Data Delay	20	-	25	-	ns	
t _{OEZ}	Output Buffer Turn Off Delay Time from $\overline{\text{OE}}$	0	20	0	20	ns	10
tOEH	OE Command Hold Time	20	_	25	-	ns	
tWBS	Write Per Bit Set-Up Time	0	-	0	-	ns	
tWBH	Write Per Bit Hold Time	10	-	10	_	ns	
	Write Per Bit Selection Set-Up Time	0	-	0	_	ns	
	Write Per Bit Selection Hold Time	10	-	10	-	ns	
	Write Command Set-Up Time (Test Mode In)	10	-	10	_	ns	
	Write Command Hold Time (Test Mode In)	10	-	10	-	ns	
_ WKP	WE to RAS Precharge Time (CAS before RAS Cycle)	10	_	10	-	ns	
t _{WRH}	WE to RAS Hold Time (CAS before RAS Cycle)	10	-	10	-	ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS IN THE TEST MODE

$(V_{CC}=5V\pm10\%, Ta=0~70^{\circ}C)$ (Notes 6,7,8)

SYMBOL	PARAMETER		TC514410J/Z -80		14410J/Z -10	UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
tRC	Random Read or Write Cycle Time	155	-	185	-	ns	
tPC	Fast Page Mode Cycle Time	55	_	65	-	ns	
tRAC	Access Time from RAS	-	85	-	105	ns	9,14,15
tCAC	Access Time from CAS	-	25	-	30	ns	9,14
t _{AA}	Access Time from Column Address	-	45	_	- 55	ns	9,15
^t CPA	Access Time from CAS Precharge	-	50	-	60	ns	9
t _{RAS}	RAS Pulse Width	85	10,000	105	10,000	ns	
t _{RASP}	RAS Pulse Width (Fast Page Mode)	85	200,000	105	200,000	ns	
tRSH	RAS Hold Time	25	-	30	-	ns	
t _{CSH}	CAS Hold Time	85	_	105	-	ns	
tRHCP	CAS Precharge to RAS Hold Time	50		60		ns	
^t CAS	CAS Pulse Width	25	10,000	30	10,000	ns	
tRAL	Column Address to RAS Lead Time	45	_	55	-	ns	

CAPACITANCE (V_{CC}=5V±10%, f=1MHz, Ta=0~70°C)


SYMBOL	PARAMETER	MIN.	MAX.	UNIT
CII	Input Capacitance (AO~A9)	-	5	pF
C _{I2}	Input Capacitance (RAS, CAS, WB/WE, OE)	-	7	pF
c ₀	Input/Output Capacitance (W1/IO1~W4/IO4)	-	7	pF





٠

NOTES:


- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2. All voltages are referenced to VSS.
- 3. ICC1, ICC3, ICC4, ICC6 depend on cycle rate.
- I_{CC1}, I_{CC4} depend on output loading. Specified values are obtained with the output open.
- 5. Column Address can be changed once or less while RAS=VIL and CAS=VIH.
- 6. An initial pause of 200 µs is required after power-up followed by 8 RAS only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh cycles are required.
- 7. AC measurements assume t_T =5 ns.
- 8. $V_{\rm IH}$ (min.) and $V_{\rm IL}$ (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between $V_{\rm IH}$ and $V_{\rm IL}$.
- 9. Measured with a load equivalent to 2 TTL loads and 100 pF.
- 10. toff (max.) and toez (max.) define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
- 11. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- 12. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $(\overline{\text{WB}}/)$ $\overline{\text{WE}}$ leading edge in read-modify-write cycles.
- 13. twcs, trwd, tcvd, tawd and tcpwd are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs≥twcs (min.) the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle; If trwd≥trwd (min.), tcwd≥tcwd (min.), tawd≥tawd (min.) and tcpwd≥tcpwd (min.), the cycle is a read-modify-write cycle and data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 14. Operation within the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RCD} (max.) is specified as a reference point only: If t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled by t_{CAC} .
- 15. Operation within the t_{RAD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RAD} (max.) is specified as a reference point only: If t_{RAD} is greater than the specified t_{RAD} (max.) limit, then access time is controlled by t_{AA} .








FAST PAGE MODE WRITE CYCLE




FAST PAGE MODE READ-MODIFY-WRITE CYCLE




"H" or "L"


RAS ONLY REFRESH CYLCE




CAS BEFORE RAS REFRESH CYCLE




HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)




Note: DOUT=OPEN




WE, CAS BEFORE RAS REFRESH CYCLE




Note: D_{IN} , \overline{OE} , $AO \sim A9 = "H"$ or "L" : "H" or "L"






FAST PAGE MODE READ CYCLE IN THE TEST MODE



Note: D_{IN}=OPEN, OE="L"

[]]: "H" or "L"

FAST PAGE MODE WRITE CYCLE IN THE TEST MODE



APPLICATION INFORMATION

ADDRESSING

The 20 address bits required to decode 1 of the 1,048,576 cell locations within the TC514410J/Z are multiplexed onto the 10 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks.

The first clock, the Row address Strobe (RAS), latches the 10 row address bits into the chip. The second clock, the Column Address Strobe (CAS), subsequently latches the 10 column address bits into the chip. Each of these signals, RAS and CAS triggers a sequence of events which are controlled by different delayed internal clocks.

The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the $\overline{\text{CAS}}$ clock sequence are inhibited until the occurrence of a delayed signal derived from the $\overline{\text{RAS}}$ clock chain. The "gated $\overline{\text{CAS}}$ " feature allows the $\overline{\text{CAS}}$ clock to be externally activated as soon as the Row Address Hole Time specification (t_{RAH}) has been satisfied and the address inputs have been changed from Row address to Column address information.

Data Inputs

A write cycle is performed by bringing $(\overline{WB})/\overline{WE}$ low during the $\overline{RAS}/\overline{CAS}$ operation. The falling edge of \overline{CAS} or $(\overline{WB})/\overline{WE}$ strobes data on $(Wi)/\overline{IO}$ into the on-chip data latch. To make use of the write-per-bit capability $\overline{WB}(/\overline{WE})$ must be low as \overline{RAS} falls. In this case data bits to which the write operation is applied can be specified by keeping $Wi(/\overline{IO})$ high with set-up and hold times referenced to the \overline{RAS} negative transition.

For those data bits of Wi(/IOi) that are kept low as \overline{RAS} falls the write operation is inhibited on the chip. If $\overline{WB}(/\overline{WE})$ is high as \overline{RAS} falls, the write-per-bit capability does not work and the write operation is performed for all four data bits.

Data Outputs

The three-state output buffers provide direct TTL compatibility with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The outputs are in the high-impedance state until $\overline{\text{CAS}}$ is brought low. In a read cycle the outputs go active after the access time interval t_{RAC} and t_{OEA} are satisfied.

The outputs become valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ and $\overline{\text{OE}}$ are low. $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ going high returns it to a high impedance state. In an early-write cycle, the outputs are always in the high-impedance state. In a delayed-write or read-modify-write cycle, the outputs will follow the sequence for the read cycle.

The \overline{OE} controls the impedance of the output buffers. In the logic high position the buffers will remain in a high impedance state.

When the $\overline{\text{OE}}$ input is brought to a logical low level, the output buffers are enabled. Both $\overline{\text{CAS}}$ and $\overline{\text{OE}}$ can control the output. Thus in a read operation, either $\overline{\text{OE}}$ or $\overline{\text{CAS}}$ returning high forces the outputs into the high impedance state.

RAS ONLY REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 1024 row addresses (A0~A9) within each 16 millisecond time interval. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with "RAS-only" cycles.

CAS BEFORE RAS REFRESH

 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refreshing available on the TC514410J/Z offers an alternate refresh method. If $\overline{\text{CAS}}$ is held on low for the specified period (tCSR) before $\overline{\text{RAS}}$ goes to low, on chip refresh control clock generations and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh operation.


FAST PAGE MODE

The "Fast Page Mode" feature of the TC514410J/Z allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by strobing the row address into the chip and maintaining the $\overline{\rm RAS}$ signal at a logic 0 throughout all successive memory cycles in which the row address is common. This "Fast Page Mode" of operation will not dissipate the power associated with the negative going edge of $\overline{\rm RAS}$. Also, the time required for strobing in a new address is eliminated, thereby decreasing the access and cycle times.



HIDDEN REFRESH

An optional feature of the TC514410J/Z is that refresh cycles may be performed while maintaining valid data at the output pins. This is referred to as Hidden Refresh. Hidden Refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} and taking $\overline{\text{RAS}}$ high and after a specified precharge period (tRP), executing a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle. (see Figure below)



This feature allows a refresh cycle to be "Hidden" among data cycles without affecting the data availability.

TC514410J/Z-80 TC514410J/Z-10

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh operation of TC514410J/Z can be tested by CAS BEFORE RAS REFRESH COUNTER TEST. This cycle performs READ/WRITE operation taking the internal counter address as row address and the input address as column address.

The test is performed after a minimum of $8\ \overline{CAS}$ before \overline{RAS} cycles as initialization cycles. The test procedure is as follows.

- (1) Write "0" into all the memory cells at normal write mode.
- Select one certain column address and read "0" out and write "1" in each cell by performing CAS BEFORE RAS REFRESH COUNTER TEST (READ-WRITE CYCLE). Repeat this operation 1024 times.
- (3) Check "1" out of 1024 bits at normal read mode, which was written at (2).
- Using the same column as 2, read "1" out and write "0" in each cell performing CAS BEFORE RAS REFRESH COUNTER TEST. Repeat this operation 1024 times.
- \bigcirc Check "0" out of 1024 bits at normal read mode, which was written at \bigcirc .
- 6 Perform the above 1 to 5 to the complement data.

TEST MODE

The TC514410J/Z is the RAM organized 1,048,576 words by 4 bits, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. Age is not used. If, upon reading, two bits on one I/O pin are equal (all "l"s or "O"s), the I/O pin indicates a "l". If they were not equal, the I/O pin would indicate a "O". Fig. 1 shows the block diagram of TC514410J/Z. In "Test Mode", the 1M × 4 DRAM can be tested as if it were a 512K × 4 DRAM.

"WE, CAS Before RAS Refresh Cycle" puts the device into "Test Mode". And "CAS Before RAS Refresh Cycle" or "RAS Only Refresh Cycle" puts it back into "Normal Mode". In the Test Mode, 'WE, CAS Before RAS Refresh Cycle" performs the refresh operation with the internal refresh address counter. The "Test Mode" function reduces test times (1/2 in case of N test pattern).



BLOCK DIAGRAM IN THE TEST MODE

