TOSHIBA TA7900F


TOSHIBA BIPOLAR LINEAR INTEGRATED CIRCUIT SILICON MONOLITHIC

TA7900F

5V VOLTAGE REGULATOR WITH WATCHDOG TIMER

The TA7900F is an IC specially designed for microcomputer systems. It produces an output voltage of 5 ± 0.25V without need for adjustment from its accurate reference voltage and amplifier circuit.

At power-on, it outputs a reset signal to reset the system. It will also output a reset signal when the 5V output voltage drops below 92% because of external disturbance or other problem. It also incorporates a watchdog timer for self-diagnosing the system. When the system malfunctions, the IC generates reset pulses intermittently to prevent the system from running away.



Weight: 0.2g (Typ.)

FEATURES

: 5 ± 0.25V Accurate output

Output voltage adjusting pin attached

Power-on reset timer incorporated


Watchdog timer incorporated

: from -40 to 85°C Operating temperature range

Wide operating voltage range : 40V (max.)

• SOP-14 pin

BLOCK DIAGRAM AND PIN LAYOUT



● TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

■ The products described in this document are subject to foreign exchange and foreign trade control laws.


■ The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

■ The information contained herein is subject to change without notice.

PIN DESCRIPTION

PIN No.	SYMBOL	DESCRIPTION		
1	COMP	Phase compensation pin for output stabilization		
3	VCC	Power supply pin for internal circuit. The output voltage can also be detected at this pin.		
4	GND	Grounded		
5	ADJ	Output voltage adjusting pin. The voltage will increase when a resistor is inserted between ADJ and GND. It will reduce when a resistor is inserted between ADJ and V_{CC} . The maximum variable range is $\pm 1V$.		
7	RESET	 NPN transistor open-collector output. (1) The signal goes low when the output drops below 92% of the specified level. (2) The pin supplies a reset signal determined by the CR combination connected to the TC pin. (3) The pin supplies reset pulses intermittently if no clock is given to the CK pin. This function is useful when the IC is used as a watchdog timer for a microcomputer system. 		
8	TC	Time setting pin for the reset and watchdog timers		
10	СК	Input pin for watchdog timer. The pin is pulled up to V _{CC} if the IC is used only as a power-on reset timer.		
12	BIAS	Power supply starting pin. The starting current is supplied through a resistor to which the input voltage is applied. The output current from this starting current is as follows : $I_{OUT} (\text{pin } 12) \geq 30 \times (V_{IN} - 0.7) / (15 + R_1) (\text{mA}) \\ \text{where } R_1 \text{ is the external resistance attached to pin } 12 (k\Omega). \\ \text{When } V_{CC} \text{ rises above } 2.7 \text{V, the starting current is absorbed in the internal circuit ; instead, } I_{OUT} \text{ is supplied via } V_{CC}. \\$		
14	OUT	Connected to the base of an external PNP transistor so that the output voltage is stabilized. Power supply design suitable for particular load capacities is thus possible. Since the recommended maximum I _{OUT} is 5mA, an output current of 300mA is assured if the external transistor has an H _{FE} of 60 or more.		
2, 6, 9, 11, 13	N.C	Not connected		

TIMING CHART



MAXIMUM RATINGS (Ta = 25°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT	
Input Valtage	V _{IN1}	40	V	
Input Voltage	V _{IN2}	-0.3 to +16	\ \	
Output Current	lOUT1	10	mA	
Catput Current	IOUT2	4		
Output Voltage	V _{OUT1}	V _{OUT1} 40		
Output Voltage	V _{OUT2}	16	V	
Power Dissipation	PD	280	mW	
Operating Temperature	T _{opr}	-40 to 85	°C	
Storage Temperature	T _{stg}	- 55 to 150	°C	
Lead Temperature-time	T _{sol}	260 (10 s)	°C	

 $\begin{array}{ccccc} V_{IN1} & : & BIAS & input \\ V_{IN2} & : & CK & input \\ I_{OUT1}, V_{OUT1} & : & OUT & output \\ I_{OUT2}, V_{OUT2} & : & \overline{RESET} & output \end{array}$

TOSHIBA TA7900F

ELECTRICAL CHARACTERISTICS ($V_{IN} = 7$ to 17V, Ta = -40 to 85°C)


CHARACTERISTIC	SYMBOL	PIN	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
Output Voltage	V_{REG}	Vcc	_	_	4.75	5.0	5.25	V	
Line Regulation	-	Vcc	_	V _{IN} = 7 to 40V	_	0.1	0.5	%	
Load Regulation		Vcc	_	I _{LOAD} = 1 to 50mA	_	0.1	0.5	%	
Temperature Coefficient	_	۷cc	_	_	_	0.01	_	% /°C	
Output Voltage	VOL	RESET	_	I _{OL} = 2mA	_	_	0.5	V	
Output Leakage Current	ILEAK	RESET	_	V _{OUT} = 10V	_	_	5	μ A	
Input Current	I _{IN}	TC	_	$V_{IN} = 0$ to 3.5V	-3	_	3	μ A	
Three death Nobbe and	V _{IH}	тс	_	RESET "High" to "Low"	_	80% × V _{REG}	_	V	
Threshold Voltage	V _{IL}		_	RESET "Low" to "High"	_	40% × V _{REG}	_	V	
Input Current	IN	CK	_	V _{IN} = 5V	_	0.3	0.7	mA	
Innut Valtana	VIH	CK	_	_	2	_	_	V	
Input Voltage	VIL	CK	_	_	—	—	0.5		
Reset Detect Voltage	_	Vcc	_	_	89% × V _{REG}	92% × V _{REG}	95% × V _{REG}	V	
Standby Current	Is	۷cc	_	V _{IN} = 14V	_	5	6.5	mA	
Watchdog Timer	T _{WD}	RESET	_	_	0.9 × C _T R _T	1.1 x C _T R _T	1.3 × C _T R _T	1	
Reset Timer (1)	T _{RST (1)}	RESET	_	_	1.3 × C _T R _T	1.6 × C _T R _T	1.9 x C _T R _T	_	
Reset Timer (2)	T _{RST} (2)	RESET	_	_	150 ×	300 ×	600 × C _T	_	
Clock Pulse Width	TW	CK	_	_	3	_	_	μ s	

Note: Reset timer (1): Power-on reset time Reset timer (2): Watchdog reset time


1998-02-10 4/7

APPLICATION CIRCUIT OF WATCHDOG/RESET TIMER


1. $T_{RST(1)} = 10 \text{ms} \cdots Power-On Reset Timer}$



2. T_{RST (1)} ≒1.5T_{WD}



3. $T_{RST(1)} = 100 \text{ms}, T_{WD} = 300 \text{ms}$




4. Recommended Conditions

PART NAME	MIN.	MAX.	UNIT
C _T	0.01	100	μF
R _T	5	100	kΩ
R _{T1}	_	100	kΩ
R _{T1} // R _{T2} (Note)	5	_	kΩ


(Note) $R_{T1} // R_{T2} = (R_{T1}xR_{T2}) / (R_{T1} + R_{T2})$

CK INPUT APPLICATION CIRCUIT

Capacitor Coupling




Timing Chart




The capacitor coupling allows reset pulses to be supplied intermittently from the RESET pin whether the input level (IN) is high or low.

TYPICAL CHARACTERISTICS


1. Input-output characteristic ($R_L = 25\Omega$, external transistor 2SA968-Y)



2. Reset Output Characteristic



EXAMPLE OF APPLICATION CIRCUIT




- * Cautions for Wiring
 - 1. C₁ and C₂ are for absorbing disturbance, noise, etc. Connect them as close to the IC as possible.
 - 2. C₃ is for phase compensation. Also, connect C₃ close to the IC.


TOSHIBA TA7900F


OUTLINE DRAWING


SOP14-P-225-1.27

Unit: mm









Weight: 0.2g (Typ.)