

Quad Line Receivers

The MC1489 monolithic quad line receivers are designed to interface data terminal equipment with data communications equipment in conformance with the specifications of EIA Standard No. EIA–232D.

- Input Resistance 3.0 k to 7.0 kΩ
- Input Signal Range ± 30 V
- Input Threshold Hysteresis Built In
- Response Control
 - a) Logic Threshold Shifting
 - b) Input Noise Filtering

MC1489, A

QUAD MDTL LINE RECEIVERS EIA-232D

SEMICONDUCTOR TECHNICAL DATA

P SUFFIX PLASTIC PACKAGE CASE 646










ORDERING INFORMATION

Device	Operating Temperature Range	Package
MC1489P, AP	T _Δ = 0 to + 75°C	Plastic
MC1489D, AD	1A = 0 10 + 75 C	SO-14







MC1489, A

MAXIMUM RATINGS ($T_A = +25$ °C, unless otherwise noted)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	10	Vdc
Input Voltage Range	VIR	± 30	Vdc
Output Load Current	ΙL	20	mA
Power Dissipation (Package Limitation, SO–14 and Plastic Dual In–Line Package) Derate above T _A = + 25°C	P _D 1/ _θ JA	1000 6.7	mW mW/°C
Operating Ambient Temperature Range	TA	0 to + 75	°C
Storage Temperature Range	T _{stg}	- 65 to + 175	°C

ELECTRICAL CHARACTERISTICS (Response control pin is open.) ($V_{CC} = +5.0 \text{ Vdc} \pm 10\%$, $T_A = 0 \text{ to } +75^{\circ}\text{C}$, unless otherwise noted)


Characteristics		Symbol	Min	Тур	Max	Unit
Positive Input Current	(V _{IH} = + 25 Vdc) (V _{IH} = + 3.0 Vdc)	ΊΗ	3.6 0.43	- -	8.3 -	mA
Negative Input Current $(V_{IH} = -25 \text{ Vdc})$ $(V_{IH} = -3.0 \text{ Vdc})$		lı∟	- 3.6 - 0.43	- -	- 8.3 -	mA
Input Turn–On Threshold Voltage (T _A = + 25°C, V _{OL} ≤ 0.45 V)	MC1489 MC1489A	VIH	1.0 1.75	- 1.95	1.5 2.25	Vdc
Input Turn–Off Threshold Voltage (TA = $+25^{\circ}$ C, VOH ≥ 2.5 V, IL = -0.5 mA)	MC1489 MC1489A	V _{IL}	0.75 0.75	- 0.8	1.25 1.25	Vdc
Output Voltage High $(V_{IH} = 0.75 \text{ V}, I_{L} = -0.5 \text{ mA})$ (Input Open Circuit, $I_{L} = -0.5 \text{ mA}$)		VOH	2.5 2.5	4.0 4.0	5.0 5.0	Vdc
Output Voltage Low (V _{IL} = 3.0 V, I _L =	10 mA)	VOL	_	0.2	0.45	Vdc
Output Short–Circuit Current	los	_	- 3.0	- 4.0	mA	
Power Supply Current (All Gates "on," I _{out} = 0 mA	Power Supply Current (All Gates "on," I _{Out} = 0 mA, V _{IH} = + 5.0 Vdc)		_	16	26	mA
Power Consumption	(V _{IH} = + 5.0 Vdc)	PC	_	80	130	mW

SWITCHING CHARACTERISTICS (V_{CC} = 5.0 Vdc ± 1%, T_A = + 25°C, See Figure 1.)

Propagation Delay Time	$(R_L = 3.9 \text{ k}\Omega)$	^t PLH	_	25	85	ns
Rise Time	$(R_L = 3.9 \text{ k}\Omega)$	t _{TLH}	-	120	175	ns
Propagation Delay Time	$(R_L = 390 \text{ k}\Omega)$	^t PHL	_	25	50	ns
Fall Time	$(R_L = 390 \text{ k}\Omega)$	tTHL	-	10	20	ns


TEST CIRCUITS

Figure 1. Switching Response



 ${
m C_L}$ = 15 pF = total parasitic capacitance which includes probe and wiring capacitances

Figure 2. Response Control Node



C, capacitor is for noise filtering. R, resistor is for threshold shifting.

MC1489, A

TYPICAL CHARACTERISTICS

($V_{CC} = 5.0 \text{ Vdc}$, $T_A = +25^{\circ}\text{C}$, unless otherwise noted)

Figure 3. Input Current

10
8.0
6.0
4.0
2.0
0
-2.0
-8.0
-10

-20

-25

-15

-10

-5.0

0

V_{in}, INPUT VOLTAGE (V)


5.0


10

20 25

Figure 4. MC1489 Input Threshold **Voltage Adjustment** 6.0 5.0 ۷ι VO, OUTPUT VOLTAGE (Vdc) 4.0 5.0 k 13 k ∞ 11 k V_{th} V_{th} 3.0 V_{th} 5.0 V 5.0 V 5.0 2.0 1.0 0 V_{ILH} VIHL -2.0 -1.02.0 1.0 V_I, INPUT VOLTAGE (V)

Figure 5. MC1489A Input Threshold **Voltage Adjustment** 6.0 5.0 V_O, OUTPUT VOLTAGE (Vdc) Eo 4.0 Rт RT RŢ 11 k 3.0 5.0 k ∞ V_{th} V_{th} 5.0 2.0 -5.0 V 1.0 ViLH - VIHL 4.0 -3.0 -2.0 -1.0V_I, INPUT VOLTAGE (V)





MC1489, A APPLICATIONS INFORMATION

General Information

The Electronic Industries Association (EIA) has released the EIA–232D specification detailing the requirements for the interface between data processing equipment and data communications equipment. This standard specifies not only the number and type of interface leads, but also the voltage levels to be used. The MC1488 quad driver and its companion circuit, the MC1489 quad receiver, provide a complete interface system between DTL or TTL logic levels and the EIA–232D defined levels. The EIA–232D requirements as applied to receivers are discussed herein.

The required input impedance is defined as between 3000 Ω and 7000 Ω for input voltages between 3.0 and 25 V in magnitude; and any voltage on the receiver input in an open circuit condition must be less than 2.0 V in magnitude. The MC1489 circuits meet these requirements with a maximum open circuit voltage of one VBF.

The receiver shall detect a voltage between - 3.0 and - 25 V as a Logic "1" and inputs between 3.0 and 25 V as a Logic "0." On some interchange leads, an open circuit of power "OFF" condition (300 Ω or more to ground) shall be decoded as an "OFF" condition or Logic "1." For this reason, the input hysteresis thresholds of the MC1489 circuits are all above ground. Thus an open or grounded input will cause the same output as a negative or Logic "1" input.

Device Characteristics

The MC1489 interface receivers have internal feedback from the second stage to the input stage providing input hysteresis for noise rejection. The MC1489 input has typical


turn—on voltage of 1.25 V and turn—off of 1.0 V for a typical hysteresis of 250 mV. The MC1489A has typical turn—on of 1.95 V and turn—off of 0.8 V for typically 1.15 V of hysteresis.

Each receiver section has an external response control node in addition to the input and output pins, thereby allowing the designer to vary the input threshold voltage levels. A resistor can be connected between this node and an external power supply. Figures 2, 4 and 5 illustrate the input threshold voltage shift possible through this technique.

This response node can also be used for the filtering of high frequency, high energy noise pulses. Figures 8 and 9 show typical noise pulse rejection for external capacitors of various sizes.

These two operations on the response node can be combined or used individually for many combinations of interfacing applications. The MC1489 circuits are particularly useful for interfacing between MOS circuits and MDTL/MTTL logic systems. In this application, the input threshold voltages are adjusted (with the appropriate supply and resistor values) to fall in the center of the MOS voltage logic levels (see Figure 10).

The response node may also be used as the receiver input as long as the designer realizes that he may not drive this node with a low impedance source to a voltage greater than one diode above ground or less than one diode below ground. This feature is demonstrated in Figure 11 where two receivers are slaved to the same line that must still meet the EIA–232D impedance requirement.






Figure 10. Typical Translator Application – MOS to DTL or TTL





Figure 11. Typical Paralleling of Two MC1489, A Receivers to Meet EIA-232D



MC1489, A


OUTLINE DIMENSIONS

P SUFFIX PLASTIC PACKAGE CASE 646-06 ISSUE L В ∇ ህ SEATING PLANE M

NOTES

- LEADS WITHIN 0.13 (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
- DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL
- DIMENSION B DOES NOT INCLUDE MOLD FLASH.
- ROUNDED CORNERS OPTIONAL

	INC	HES	MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.715	0.770	18.16	19.56
В	0.240	0.260	6.10	6.60
С	0.145	0.185	3.69	4.69
D	0.015	0.021	0.38	0.53
F	0.040	0.070	1.02	1.78
G	0.100	BSC	2.54	BSC
Н	0.052	0.095	1.32	2.41
J	0.008	0.015	0.20	0.38
K	0.115	0.135	2.92	3.43
L	0.300	BSC	7.62	BSC
М	0°	10°	0°	10°
N	0.015	0.039	0.39	1.01



- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER
- DIMENSIONS A AND B DO NOT INCLUDE
- MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	8.55	8.75	0.337	0.344
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
М	0°	7°	0°	7°
Р	5.80	6.20	0.228	0.244
R	0.25	0.50	0.010	0.019

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical parameters, including or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (M) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



