

## CMOS 8-bit Single Chip Microcomputer


### Description

The CXP826P16 microcomputer is composed of a CPU, ROM, RAM, and I/O ports. These chips feature many other high-performance circuits in a single-chip CMOS design, including an A/D converter, serial interface, timer/counter, time-base timer, fluorescent display controller/driver, remote control receiver and 32kHz timer/counter.

This device also includes a power-on reset function and sleep/stop functions which can be used to achieve low power consumption.

The CXP826P16 is the PROM-incorporated version of the CXP82616 with built-in mask ROM, and it is able to write directly into the program. Thus, it is most suitable for evaluation use during system development and for small-quantity production.

80 pin QFP (Plastic)



### Features


- Instruction set which supports a wide array of data types
  - 213 types of instructions which include 16-bit calculations, multiplication and division arithmetic, and boolean bit operations.
- Minimum instruction cycle 400ns for 10MHz, 122μs for 32kHz operation
- On-chip PROM 16K bytes
- On-chip RAM 448 bytes (Including fluorescent display data area)
- Peripheral functions
  - A/D converter 8-bit, 8-channel, successive approximation system (conversion rate 32μs/10MHz)
  - Serial interface On-chip 8-bit, 8-stage FIFO (1 to 8 bytes auto transfer), 1 circuit 2-channel
  - Timers 8-bit timer  
8-bit timer/counter  
19-bit time base timer  
32kHz timer/counter
  - Fluorescent display controller/driver Maximum of 336 segments display available  
1 to 16 digits dynamic display  
Dimmer function  
High voltage tolerance output (40V)  
On-chip pull-down resistor (Mask option)  
Hardware key scan function (Maximum of 8 x 16 key matrix available)  
On-chip 6-stage FIFO 8-bit pulse measurement counter
- Remote control receiver circuit 13 factors, 13 vectors, multi-interruption possible
- Interrupts Sleep/stop
- Standby mode 80-pin plastic QFP
- Package

### Structure


Silicon gate CMOS IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram



## Pin Assignment (Top View)



- Note)**
1. V<sub>pp</sub> (Pin 75) is always connected to V<sub>DD</sub>.
  2. PH3/TX (Pin 73) is input port during port selection;  
oscillation output during oscillation selection

Pin Description

| Symbol                               | I/O                   | Functions                                                                                                                                                                                          |                                                                                         |
|--------------------------------------|-----------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------|
| PA0/AN0<br>to<br>PA7/AN7             | I/O/Analog input      | (Port A)<br>8-bit I/O port. I/O can be set in a bit unit. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits.<br>(8 pins)                                       | Analog inputs to A/D converter.<br>(8 pins)                                             |
| PB0/ $\overline{\text{CS1}}$         | I/O/Input             | (Port B)<br>8-bit I/O port. I/O can be set in a bit unit. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits.<br>(8 pins)                                       | Chip select input for serial interface (CH1).                                           |
| PB1/ $\overline{\text{CS0}}$         | I/O/Input             |                                                                                                                                                                                                    | Chip select input for serial interface (CH0).                                           |
| PB2/ $\overline{\text{SCK0}}$        | I/O/I/O               |                                                                                                                                                                                                    | Serial clock I/O (CH0).                                                                 |
| PB3/SI0                              | I/O/Input             |                                                                                                                                                                                                    | Serial data input (CH0).                                                                |
| PB4/SO0                              | I/O/Output            |                                                                                                                                                                                                    | Serial data output (CH0).                                                               |
| PB5/ $\overline{\text{SCK1}}$        | I/O/I/O               |                                                                                                                                                                                                    | Serial clock I/O (CH1).                                                                 |
| PB6/SI1                              | I/O/Input             |                                                                                                                                                                                                    | Serial data input (CH1).                                                                |
| PB7/SO1                              | I/O/Output            |                                                                                                                                                                                                    | Serial data output (CH1).                                                               |
| PC0/KR0<br>to<br>PC7/KR7             | I/O/Input             | (Port C)<br>8-bit I/O port. I/O can be set in a bit unit. Capable of driving 12mA sync current. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits.<br>(8 pins) | Key return input for FDP segment signal which performs key scanning.                    |
| PE0/INT0/<br>$\overline{\text{EC0}}$ | Input/Input/<br>Input | (Port E)<br>8-bit port. Upper 6 bits are for inputs; lower 2 bits are for outputs.<br>(8 pins)                                                                                                     | External event input to timer/counter. (1 pin)                                          |
| PE1/INT1                             | Input/Input           |                                                                                                                                                                                                    | External interrupt request inputs.<br>(4 pins)                                          |
| PE2/INT2                             | Input/Input           |                                                                                                                                                                                                    |                                                                                         |
| PE3/INT3/<br>$\overline{\text{NMI}}$ | Input/Input/<br>Input |                                                                                                                                                                                                    | Non-maskable interruption request input.                                                |
| PE4/RMC                              | Input/Input           |                                                                                                                                                                                                    | Input for remote control receiver circuit.                                              |
| PE5                                  | Input                 |                                                                                                                                                                                                    | Output for timer/counter rectangular waveform and 32kHz oscillation frequency division. |
| PE6                                  | Input                 |                                                                                                                                                                                                    |                                                                                         |
| PE7/TO/<br>ADJ                       | Output/Output         |                                                                                                                                                                                                    |                                                                                         |

| Symbol                  | I/O           | Functions                                                                                                                                                    |                                                                                                                                                                                                                    |
|-------------------------|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PH0 to PH1              | I/O           | (Port H)<br>2-bit I/O port. I/O can be set in a bit unit. Incorporation of pull-up resistor can be set through the software in a unit of 2 bits.<br>(2 pins) |                                                                                                                                                                                                                    |
| PF0/S8<br>to<br>PF7/S15 | Output/Output | (Port F)<br>8-bit output port.<br>(8 pins)                                                                                                                   | Segment signal output for FDP.                                                                                                                                                                                     |
| S16 to S20              | Output        | Segment signal output for FDP.                                                                                                                               |                                                                                                                                                                                                                    |
| T8/S28<br>to<br>T15/S21 | Output/Output | Output for FDP timing and segment signals.                                                                                                                   |                                                                                                                                                                                                                    |
| T0 to T7                | Output        | Timing signal output for FDP.                                                                                                                                |                                                                                                                                                                                                                    |
| PD0/S0<br>to<br>PD7/S7  | Output/Output | (Port D)<br>8-bit output port.<br>(8 pins)                                                                                                                   | Segment signal output for FDP.                                                                                                                                                                                     |
| V <sub>FDP</sub>        |               | Provides voltage for FDP when on-chip resistor is selected under mask option.                                                                                |                                                                                                                                                                                                                    |
| EXTAL                   | Input         | Crystal connectors for system clock oscillation. When the clock is supplied externally, input to EXTAL; opposite phase clock should be input to XTAL.        |                                                                                                                                                                                                                    |
| XTAL                    | Output        |                                                                                                                                                              |                                                                                                                                                                                                                    |
| PH2/TEX                 | Input/Input   | (Port H)<br>2-bit input<br>port.<br>(2 pins)                                                                                                                 | Crystal connectors for 32kHz timer/counter clock oscillation circuit. Connect a 32kHz crystal oscillator between TEX and TX. For usage as event input, connect clock oscillation source to TEX, and leave TX open. |
| PH3/TX                  | Input/Output  |                                                                                                                                                              |                                                                                                                                                                                                                    |
| $\overline{\text{RST}}$ | Input         | Low-level active. System reset. $\overline{\text{RST}}$ is input pin.                                                                                        |                                                                                                                                                                                                                    |
| V <sub>pp</sub>         |               | Positive power supply pin for writing of built-in PROM.<br>Under normal operating conditions, connect to V <sub>DD</sub> .                                   |                                                                                                                                                                                                                    |
| V <sub>DD</sub>         |               | Vcc supply.                                                                                                                                                  |                                                                                                                                                                                                                    |
| V <sub>SS</sub>         |               | GND                                                                                                                                                          |                                                                                                                                                                                                                    |

I/O Circuit Format for Pins

| Pin                                                                                              | Circuit format                                                                                  | When reset |
|--------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------|------------|
| PA0/AN0<br>to<br>PA7/AN7<br><br>8 pins                                                           | <p>Port A</p> <p>* Pull-up transistors approx. 100kΩ</p>                                        | Hi-Z       |
| PB0/ $\overline{\text{CS1}}$<br>PB1/ $\overline{\text{CS0}}$<br>PB3/SI0<br>PB6/SI1<br><br>4 pins | <p>Port B</p> <p>* Pull-up transistors approx. 100kΩ<br/>SI0 and SI1 are not schmitt input.</p> | Hi-Z       |
| PB2/ $\overline{\text{SCK0}}$<br>PB5/ $\overline{\text{SCK1}}$<br><br>2 pins                     | <p>Port B</p> <p>* Pull-up transistors approx. 100kΩ</p>                                        | Hi-Z       |

| Pin                                                                      | Circuit format |                                                                                                                                                                                                                                                                         | When reset |
|--------------------------------------------------------------------------|----------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|
| PB4/SO0<br>PB7/SO1<br><br>2 pins                                         | Port B         | <p>Pull-up resistor<br/>"0" when reset</p> <p>SO</p> <p>Output enable</p> <p>Port B output selection<br/>"0" when reset</p> <p>Port B data</p> <p>Port B direction<br/>"0" when reset</p> <p>Data bus</p> <p>RD (Port B)</p> <p>* Pull-up transistors approx. 100kΩ</p> | Hi-Z       |
| PC0/KR0 to PC7/KR7<br><br>8 pins                                         | Port C         | <p>Pull-up resistor<br/>"0" when reset</p> <p>Port C data</p> <p>Port C direction<br/>"0" when reset</p> <p>Data bus</p> <p>RD (Port C)</p> <p>Key input signal</p> <p>*1 Large current drive of 12mA possible</p> <p>*2 Pull-up transistors approx. 100kΩ</p>          | Hi-Z       |
| PE0/EC/INT0<br>PE1/INT1<br>PE2/INT2<br>PE3/INT3/NMI<br>PE4/RMC<br>5 pins | Port E         | <p>Schmitt input</p> <p>IP</p> <p>EC/INT0<br/>INT1<br/>INT2<br/>INT3/NMI<br/>RMC</p> <p>Data bus</p> <p>RD (Port E)</p>                                                                                                                                                 | Hi-Z       |
| PE5<br>1 pin                                                             | Port E         | <p>IP</p> <p>Data bus</p> <p>RD (Port E)</p>                                                                                                                                                                                                                            | Hi-Z       |
| PE6<br>1 pin                                                             | Port E         | <p>Port E data<br/>"1" when reset</p> <p>Data bus</p> <p>RD (Port E)</p>                                                                                                                                                                                                | High level |

| Pin                                                                         | Circuit format                                  | When reset                                                      |
|-----------------------------------------------------------------------------|-------------------------------------------------|-----------------------------------------------------------------|
| <div>PE7/TO/ADJ</div> <div>1 pin</div>                                      | <div>Port E</div> <div></div>                   | High level<br>(High level with<br>150kΩ resistor<br>when reset) |
| <div>PH0 to PH1</div> <div>2 pins</div>                                     | <div>Port H</div> <div></div>                   | Hi-Z                                                            |
| <div>PD0/S0 to PD7/S7</div> <div>PF0/S8 to PF7/S15</div> <div>16 pins</div> | <div>Port D</div> <div>Port F</div> <div></div> | Hi-Z or<br>Low level<br>(When PD<br>resistor is<br>connected)   |

| Pin                                                              | Circuit format                                                                                                                                                                                    | When reset                                                    |
|------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------|
| S16 to S20<br>T15/S21<br>to<br>T8/S28<br>T0 to T7<br><br>21 pins | <p>* High voltage tolerance transistor</p> <p>Segment output data</p> <p>Output selection control signal ("0" when reset)</p> <p>Mask option</p> <p>Pull-down resistor</p> <p>V<sub>FDP</sub></p> | Hi-Z or<br>Low level<br>(When PD<br>resistor is<br>connected) |
| EXTAL<br>XTAL<br><br>2 pins                                      | <ul style="list-style-type: none"> <li>• Diagram shows circuit construction for oscillation.</li> <li>• During STOP feedback resistor is disconnected, and XTAL becomes "H" level.</li> </ul>     | Oscillation                                                   |
| PH2/TEX<br>PH3/TX<br><br>2 pins                                  | <p>32kHz oscillation circuit control</p> <p>"1" when reset</p> <p>Data bus</p> <p>RD</p> <p>RD</p> <p>Clock input</p>                                                                             | Oscillation halted port input                                 |
| $\overline{\text{RST}}$<br><br>1 pin                             | <p>Pull-up resistor</p> <p>Mask option</p> <p>Schmitt input</p>                                                                                                                                   | Low level                                                     |

## Absolute Maximum Ratings

(V<sub>SS</sub> = 0V)

| Item                            | Symbol            | Rating                                        | Unit | Remarks                                                                                   |
|---------------------------------|-------------------|-----------------------------------------------|------|-------------------------------------------------------------------------------------------|
| Supply voltage                  | V <sub>DD</sub>   | −0.3 to +7.0                                  | V    |                                                                                           |
|                                 | V <sub>PP</sub>   | −0.3 to +13.0                                 | V    | Incorporated PROM                                                                         |
| Input voltage                   | V <sub>IN</sub>   | −0.3 to +7.0* <sup>1</sup>                    | V    |                                                                                           |
| Output voltage                  | V <sub>OUT</sub>  | −0.3 to +7.0* <sup>1</sup>                    | V    |                                                                                           |
| Display output voltage          | V <sub>OD</sub>   | V <sub>DD</sub> − 40 to V <sub>DD</sub> + 0.3 | V    | As P channel transistor is open drain, V <sub>DD</sub> voltage is determined as standard. |
| High level output current       | I <sub>OH</sub>   | −5                                            | mA   | Other than display output pins* <sup>2</sup> : per pin                                    |
|                                 | I <sub>ODH1</sub> | −15                                           | mA   | Display output S0 to S20: per pin                                                         |
|                                 | I <sub>ODH2</sub> | −35                                           | mA   | Display output T0 to T7<br>T8/S28 to T15/S21: per pin                                     |
| High level total output current | ΣI <sub>OH</sub>  | −40                                           | mA   | Total of other than display output pins                                                   |
|                                 | ΣI <sub>ODH</sub> | −100                                          | mA   | Total of display output pins                                                              |
| Low level output current        | I <sub>OL</sub>   | 15                                            | mA   | Port 1 pin                                                                                |
|                                 | I <sub>OLC</sub>  | 20                                            | mA   | Large current port pin* <sup>3</sup>                                                      |
| Low level total output current  | ΣI <sub>OL</sub>  | 100                                           | mA   | Entire pin total                                                                          |
| Operating temperature           | T <sub>opr</sub>  | −10 to +75                                    | °C   |                                                                                           |
| Storage temperature             | T <sub>stg</sub>  | −55 to +150                                   | °C   |                                                                                           |
| Allowable power dissipation     | P <sub>D</sub>    | 600                                           | mW   |                                                                                           |

\*<sup>1</sup> V<sub>IN</sub> and V<sub>OUT</sub> must not exceed V<sub>DD</sub> + 0.3V.

\*<sup>2</sup> Specifies output current of general-purpose I/O ports.

\*<sup>3</sup> The large current drive transistor is an N-ch transistor of Port C (PC).

**Note)** If the absolute maximum ratings are exceeded, the LSI could reach permanent breakdown. Also, observing recommended operating conditions is desirable; otherwise, the LSI's reliability could be affected.

## Recommended Operating Conditions

(V<sub>SS</sub> = 0V)

| Item                     | Symbol            | Min.                              | Max.                  | Unit | Remarks                                                     |
|--------------------------|-------------------|-----------------------------------|-----------------------|------|-------------------------------------------------------------|
| Supply voltage           | V <sub>DD</sub>   | 4.5                               | 5.5                   | V    | High speed mode (1/2, 1/4 clock) guaranteed operation range |
|                          |                   | 3.5                               | 5.5                   | V    | Low speed mode (1/16 clock) guaranteed operation range      |
|                          |                   | 2.7                               | 5.5                   | V    | Guaranteed operation range with TEX clock                   |
|                          |                   | 2.5                               | 5.5                   | V    | Guaranteed data hold operation range during STOP            |
|                          | V <sub>pp</sub>   | V <sub>pp</sub> = V <sub>DD</sub> |                       | V    | *4                                                          |
| High level input voltage | V <sub>IH</sub>   | 0.7V <sub>DD</sub>                | V <sub>DD</sub>       | V    | *1                                                          |
|                          | V <sub>IHS</sub>  | 0.8V <sub>DD</sub>                | V <sub>DD</sub>       | V    | Hysteresis input*2                                          |
|                          | V <sub>IHEX</sub> | V <sub>DD</sub> - 0.4             | V <sub>DD</sub> + 0.3 | V    | EXTAL pin*3                                                 |
| Low level input voltage  | V <sub>IL</sub>   | 0                                 | 0.3V <sub>DD</sub>    | V    | *1                                                          |
|                          | V <sub>ILS</sub>  | 0                                 | 0.2V <sub>DD</sub>    | V    | Hysteresis input*2                                          |
|                          | V <sub>ILEX</sub> | -0.3                              | 0.4                   | V    | EXTAL pin*3                                                 |
| Operating temperature    | Topr              | -10                               | +75                   | °C   |                                                             |

\*1 All regular input port (PA, PB3, PB4, PB6, PB7, PC, PE5, PH).

\*2 For pins  $\overline{\text{RST}}$ ,  $\overline{\text{CS0}}$ ,  $\overline{\text{CS1}}$ ,  $\overline{\text{SCK0}}$ ,  $\overline{\text{SCK1}}$ ,  $\overline{\text{EC/INT0}}$ , INT1, INT2, INT3/ $\overline{\text{NMI}}$ , RMC.

\*3 Specifies only for external clock input.

\*4 V<sub>pp</sub> should be the same voltage as V<sub>DD</sub>.

## Electrical Characteristics

## DC Characteristics

(Ta = -10 to +75°C, Vss = 0V)

| Item                                               | Symbol           | Pin                                                                                                 | Condition                                                                                                     | Min.                                           | Typ. | Max. | Unit |
|----------------------------------------------------|------------------|-----------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------|------------------------------------------------|------|------|------|
| High level output voltage                          | V <sub>OH</sub>  | PA, PB, PC, PE6, PE7, PH0, PH1                                                                      | V <sub>DD</sub> = 4.5V, I <sub>OH</sub> = −0.5mA                                                              | 4.0                                            |      |      | V    |
|                                                    |                  |                                                                                                     | V <sub>DD</sub> = 4.5V, I <sub>OH</sub> = −1.2mA                                                              | 3.5                                            |      |      | V    |
| Low level output voltage                           | V <sub>OL</sub>  |                                                                                                     | V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 1.8mA                                                               |                                                |      | 0.4  | V    |
|                                                    |                  |                                                                                                     | V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 3.6mA                                                               |                                                |      | 0.6  | V    |
|                                                    |                  | PC                                                                                                  | V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 12.0mA                                                              |                                                |      | 1.5  | V    |
| Input current                                      | I <sub>IHE</sub> | EXTAL                                                                                               | V <sub>DD</sub> = 5.5V, V <sub>IH</sub> = 5.5V                                                                | 0.5                                            |      | 40   | μA   |
|                                                    | I <sub>IIE</sub> |                                                                                                     | V <sub>DD</sub> = 5.5V, V <sub>IL</sub> = 0.4V                                                                | −0.5                                           |      | −40  | μA   |
|                                                    | I <sub>IHT</sub> | TEX                                                                                                 | V <sub>DD</sub> = 5.5V, V <sub>IL</sub> = 5.5V                                                                | 0.1                                            |      | 10   | μA   |
|                                                    | I <sub>ILT</sub> |                                                                                                     | V <sub>DD</sub> = 5.5V, V <sub>IL</sub> = 0.4V                                                                | −0.1                                           |      | −10  | μA   |
|                                                    | I <sub>ILR</sub> | $\overline{\text{RST}}^{*1}$                                                                        | V <sub>DD</sub> = 5.5V, V <sub>IL</sub> = 0.4V                                                                | −1.5                                           |      | −400 | μA   |
|                                                    | I <sub>IL</sub>  | PA to PC* <sup>2</sup><br>PH0* <sup>2</sup> , PH1* <sup>2</sup>                                     |                                                                                                               |                                                |      | −50  | μA   |
|                                                    |                  |                                                                                                     |                                                                                                               | V <sub>DD</sub> = 4.5V, V <sub>IL</sub> = 4.0V | −3.3 |      |      |
| Display output current                             | I <sub>OH</sub>  | S0 to S20                                                                                           | V <sub>DD</sub> = 4.5V<br>V <sub>OH</sub> = V <sub>DD</sub> − 2.5V                                            | −8                                             |      |      | mA   |
|                                                    |                  | S21/T15 to S28/T8<br>T0 to T7                                                                       |                                                                                                               | −20                                            |      |      | mA   |
| Open drain output leak current (P-CH Tr off state) | I <sub>LOL</sub> | S0 to S20<br>S21/T15 to S28/T8<br>T0 to T7                                                          | V <sub>DD</sub> = 5.5V<br>V <sub>OL</sub> = V <sub>DD</sub> − 35V<br>V <sub>FDP</sub> = V <sub>DD</sub> − 35V |                                                |      | −20  | μA   |
| Pull down resistor* <sup>3</sup>                   | R <sub>L</sub>   | S0 to S20<br>S21/T15 to S28/T8<br>T0 to T7                                                          | V <sub>DD</sub> = 5V<br>V <sub>OD</sub> − V <sub>FDP</sub> = 30V                                              | 60                                             | 100  | 270  | kΩ   |
| Input/Output leak current                          | I <sub>Iz</sub>  | PA to PC* <sup>2</sup> ,<br>PH0* <sup>2</sup> , PH1* <sup>2</sup> ,<br>$\overline{\text{RST}}^{*2}$ | V <sub>DD</sub> = 5.5V<br>V <sub>I</sub> = 0, 5.5V                                                            |                                                |      | ±10  | μA   |

| Item                         | Symbol                                                                                       | Pin                                                                                                                       | Codition                                                                                      | Min. | Typ. | Max. | Unit |
|------------------------------|----------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------|------|------|------|------|
| Supply current <sup>*4</sup> | I <sub>DD1</sub>                                                                             | V <sub>DD</sub>                                                                                                           | High-speed mode operation<br>(1/2 frequency divider clock)                                    |      | 20   | 40   | mA   |
|                              |                                                                                              |                                                                                                                           | V <sub>DD</sub> = 5.5V, 10MHz crystal oscillation<br>(C <sub>1</sub> = C <sub>2</sub> = 15pF) |      |      |      |      |
|                              | I <sub>DD2</sub>                                                                             |                                                                                                                           | V <sub>DD</sub> = 3V, 32kHz crystal oscillation<br>(C <sub>1</sub> = C <sub>2</sub> = 47pF)   |      | 400  | 1000 | μA   |
|                              | I <sub>DDs1</sub>                                                                            |                                                                                                                           | Sleep mode                                                                                    |      | 1.2  | 8    | mA   |
|                              |                                                                                              |                                                                                                                           | V <sub>DD</sub> = 5.5V, 10MHz crystal oscillation<br>(C <sub>1</sub> = C <sub>2</sub> = 15pF) |      |      |      |      |
|                              | I <sub>DDs2</sub>                                                                            |                                                                                                                           | V <sub>DD</sub> = 3V, 32kHz crystal oscillation<br>(C <sub>1</sub> = C <sub>2</sub> = 47pF)   |      | 9    | 30   | μA   |
| I <sub>DDs3</sub>            | Stop mode, V <sub>DD</sub> = 5.5V,<br>Termination of 10MHz and 32kHz<br>crystal oscillation. |                                                                                                                           |                                                                                               | 30   | μA   |      |      |
| Input capacitance            | C <sub>IN</sub>                                                                              | For pins<br>other than<br>S0 to S28,<br>T0 to T7,<br>PE6, PE7,<br>V <sub>DD</sub> , V <sub>SS</sub> ,<br>V <sub>FDP</sub> | 1MHz clock<br>0V other than the measured pins                                                 |      | 10   | 20   | pF   |

\*1  $\overline{\text{RST}}$  specifies the input current when pull-up resistor has been selected; leakage current when no resistor has been selected.

\*2 Pins PA to PC, PH0, and PH1 specifies the input current when pull-up resistor has been selected; leakage current when no resistor has been selected.

\*3 Applies when the on-chip pull-down resistor is selected under the mask option.

\*4 All output pins are left open.

## AC Characteristics

## (1) Clock timing

(Ta = -10 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>SS</sub> = 0V)

| Item                                       | Symbol                               | Pins                   | Conditions                                                                  | Min.                   | Typ.   | Max. | Unit |
|--------------------------------------------|--------------------------------------|------------------------|-----------------------------------------------------------------------------|------------------------|--------|------|------|
| System clock frequency                     | f <sub>c</sub>                       | XTAL<br>EXTAL          | Fig. 1, Fig. 2                                                              | 1                      |        | 10   | MHz  |
| System clock input pulse width             | t <sub>XL</sub> ,<br>t <sub>XH</sub> | EXTAL                  | Fig. 1, Fig. 2<br>External clock drive                                      | 37.5                   |        |      | ns   |
| System clock input rise and fall time      | t <sub>CR</sub> ,<br>t <sub>CF</sub> | EXTAL                  | Fig. 1, Fig. 2<br>External clock drive                                      |                        |        | 200  | ns   |
| Event count input clock pulse width        | t <sub>EH</sub> ,<br>t <sub>EL</sub> | $\overline{\text{EC}}$ | Fig. 3                                                                      | t <sub>sys</sub> + 50* |        |      | ns   |
| Event count input clock rise and fall time | t <sub>ER</sub> ,<br>t <sub>EF</sub> | $\overline{\text{EC}}$ | Fig. 3                                                                      |                        |        | 20   | ms   |
| System clock frequency                     | f <sub>c</sub>                       | TEX<br>TX              | V <sub>DD</sub> = 2.7 to 5.5V<br>Fig. 2 (32kHz clock application condition) |                        | 32.768 |      | kHz  |
| Event count input clock input pulse width  | t <sub>TL</sub> ,<br>t <sub>TH</sub> | TEX                    | Fig. 3                                                                      | 10                     |        |      | μs   |
| Event count input clock rise and fall time | t <sub>TR</sub> ,<br>t <sub>TF</sub> | TEX                    | Fig. 3                                                                      |                        |        | 20   | ms   |

\* t<sub>sys</sub> indicates the three values below according to the upper two bits (CPU clock selection) of the clock control register (address: 00FE<sub>H</sub>).

t<sub>sys</sub> [ns] = 2000/f<sub>c</sub> (upper two bits = "00"), 4000/f<sub>c</sub> (upper two bits = "01"), 16000/f<sub>c</sub> (upper two bits = "11")

Fig. 1. Clock timing




Fig. 2. Clock applied conditions





Fig. 3. Event count clock timing



## (2) Serial transfer

(Ta = -10 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>SS</sub> = 0V)


| Item                                                                                                                                | Symbol               | Pin                                        | Condition                                                                             | Min.             | Max.            | Unit |
|-------------------------------------------------------------------------------------------------------------------------------------|----------------------|--------------------------------------------|---------------------------------------------------------------------------------------|------------------|-----------------|------|
| $\overline{CS0} \downarrow \rightarrow \overline{SCK0}$ ( $\overline{CS1} \downarrow \rightarrow \overline{SCK1}$ )<br>delay time   | $t_{DCSK}$           | $\overline{SCK0}$<br>( $\overline{SCK1}$ ) | Chip select transfer mode<br>( $\overline{SCK0}$ ( $\overline{SCK1}$ ) = output mode) |                  | $t_{sys} + 200$ | ns   |
| $\overline{CS0} \uparrow \rightarrow \overline{SCK0}$ ( $\overline{CS1} \uparrow \rightarrow \overline{SCK1}$ )<br>float delay time | $t_{DCSKF}$          | $\overline{SCK0}$<br>( $\overline{SCK1}$ ) | Chip select transfer mode<br>( $\overline{SCK0}$ ( $\overline{SCK1}$ ) = output mode) |                  | $t_{sys} + 200$ | ns   |
| $\overline{CS0} \downarrow \rightarrow SO0$ ( $\overline{CS1} \downarrow \rightarrow SO1$ )<br>delay time                           | $t_{DCSO}$           | SO0<br>(SO1)                               | Chip select transfer mode                                                             |                  | $t_{sys} + 200$ | ns   |
| $\overline{CS0} \uparrow \rightarrow SO0$ ( $\overline{CS1} \uparrow \rightarrow SO1$ )<br>float delay time                         | $t_{DCSOF}$          | SO0<br>(SO1)                               | Chip select transfer mode                                                             |                  | $t_{sys} + 200$ | ns   |
| $\overline{CS0}$ ( $\overline{CS1}$ ) high level width                                                                              | $t_{WHCS}$           | $\overline{CS0}$<br>( $\overline{CS1}$ )   | Chip select transfer mode                                                             | $t_{sys} + 200$  |                 | ns   |
| $\overline{SCK0}$ ( $\overline{SCK1}$ ) cycle time                                                                                  | $t_{KCY}$            | $\overline{SCK0}$<br>( $\overline{SCK1}$ ) | Input mode                                                                            | $2t_{sys} + 200$ |                 | ns   |
|                                                                                                                                     |                      |                                            | Output mode                                                                           | $16000/f_c$      |                 | ns   |
| $\overline{SCK0}$ ( $\overline{SCK1}$ )<br>high and low level widths                                                                | $t_{KH}$<br>$t_{KL}$ | $\overline{SCK0}$<br>( $\overline{SCK1}$ ) | Input mode                                                                            | $t_{sys} + 100$  |                 | ns   |
|                                                                                                                                     |                      |                                            | Output mode                                                                           | $8000/f_c - 50$  |                 | ns   |
| SI0 (SI1) input setup time<br>(for $\overline{SCK0} \uparrow$ ( $\overline{SCK1} \uparrow$ ))                                       | $t_{SIK}$            | SI0<br>(SI1)                               | $\overline{SCK0}$ ( $\overline{SCK1}$ ) input mode                                    | 100              |                 | ns   |
|                                                                                                                                     |                      |                                            | $\overline{SCK0}$ ( $\overline{SCK1}$ ) output mode                                   | 200              |                 | ns   |
| SI0 (SI1) input hold time<br>(for $\overline{SCK0} \uparrow$ ( $\overline{SCK1} \uparrow$ ))                                        | $t_{KSI}$            | SI0<br>(SI1)                               | $\overline{SCK0}$ ( $\overline{SCK1}$ ) input mode                                    | $t_{sys} + 200$  |                 | ns   |
|                                                                                                                                     |                      |                                            | $\overline{SCK0}$ ( $\overline{SCK1}$ ) output mode                                   | 100              |                 | ns   |
| $\overline{SCK0} \downarrow \rightarrow SO0$ ( $\overline{SCK1} \downarrow \rightarrow SO1$ )<br>delay time                         | $t_{KSO}$            | SO0<br>(SO1)                               | $\overline{SCK0}$ ( $\overline{SCK1}$ ) input mode                                    |                  | $t_{sys} + 200$ | ns   |
|                                                                                                                                     |                      |                                            | $\overline{SCK0}$ ( $\overline{SCK1}$ ) output mode                                   |                  | 100             | ns   |

**Note 1)**  $t_{sys}$  indicates the three values below according to the upper two bits (CPU clock selection) of the control clock register (address: 00FEH).

$t_{sys}$  [ns] = 2000/ $f_c$  (upper two bits = "00"), 4000/ $f_c$  (upper two bits = "01"), 16000/ $f_c$  (upper two bits = "11")

**Note 2)** The load condition for the  $\overline{SCK0}$  ( $\overline{SCK1}$ ) output mode, SO0 (SO1) output delay time is 50pF + 1TTL.

Fig. 4. Serial transfer CH0 timing




## (3) A/D converter characteristics

(Ta = -10 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>SS</sub> = 0V)

| Item                          | Symbol             | Pin        | Condition                                                   | Min.                    | Typ. | Max.                  | Unit |
|-------------------------------|--------------------|------------|-------------------------------------------------------------|-------------------------|------|-----------------------|------|
| Resolution                    |                    |            |                                                             |                         |      | 8                     | Bits |
| Linearity error               |                    |            | Ta = 25°C<br>V <sub>DD</sub> = 5.0V<br>V <sub>SS</sub> = 0V |                         |      | ±3                    | LSB  |
| Zero transition voltage       | V <sub>ZT</sub> *1 |            |                                                             | -10                     | 10   | 70                    | mV   |
| Full-scale transition voltage | V <sub>FT</sub> *2 |            |                                                             | 4910                    | 4970 | 5030                  | mV   |
| Conversion time               | t <sub>CONV</sub>  |            |                                                             | 160/f <sub>ADC</sub> *3 |      |                       | μs   |
| Sampling time                 | t <sub>SAMP</sub>  |            |                                                             | 12/f <sub>ADC</sub> *3  |      |                       | μs   |
| Analog input voltage          | V <sub>IAN</sub>   | AN0 to AN7 |                                                             | -0.3                    |      | V <sub>DD</sub> + 0.3 | V    |

Fig. 5. Definition of A/D converter terms



\*1 V<sub>ZT</sub>: Value at which the digital conversion value changes from 00H to 01H and vice versa.



\*2 V<sub>FT</sub>: Value at which the digital conversion value changes from FEH to FFH and vice versa.

\*3 f<sub>ADC</sub> indicates the below values due to the Bit6 (CKS) of A/D control register (address: 00F9H) and the Bit7 (PCK1) and Bit6 (PCK0) of clock control register (address: 00FEH)

| PCK1, 0                      | CKS                                   |                                      |
|------------------------------|---------------------------------------|--------------------------------------|
|                              | 0 (φ/2 selection)                     | 1 (φ selection)                      |
| 00 (φ = f <sub>EX</sub> /2)  | f <sub>ADC</sub> = f <sub>C</sub> /2  | f <sub>ADC</sub> = f <sub>C</sub>    |
| 01 (φ = f <sub>EX</sub> /4)  | f <sub>ADC</sub> = f <sub>C</sub> /4  | f <sub>ADC</sub> = f <sub>C</sub> /2 |
| 11 (φ = f <sub>EX</sub> /16) | f <sub>ADC</sub> = f <sub>C</sub> /16 | f <sub>ADC</sub> = f <sub>C</sub> /8 |


**(4) Interruption, reset input**(Ta = -10 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>SS</sub> = 0V)

| Item                                               | Symbol                             | Pin                                                     | Condition | Min.  | Max. | Unit |
|----------------------------------------------------|------------------------------------|---------------------------------------------------------|-----------|-------|------|------|
| External interruption<br>high and low level widths | t <sub>IH</sub><br>t <sub>IL</sub> | INT0<br>INT1<br>INT2<br>INT3<br>$\overline{\text{NMI}}$ |           | 1     |      | μs   |
| Reset input low level width                        | t <sub>RSL</sub>                   | $\overline{\text{RST}}$                                 |           | 32/fc |      | μs   |

**Fig 6. Interruption input timing****Fig. 7.  $\overline{\text{RST}}$  input timing**

## Appendix

Fig. 8. Recommended oscillation circuit





| Manufacturer                   | Model        | fc (MHz)  | C <sub>1</sub> (pF) | C <sub>2</sub> (pF) | Rd (Ω) | Circuit example |     |
|--------------------------------|--------------|-----------|---------------------|---------------------|--------|-----------------|-----|
| MURATA<br>MFG<br>CO., LTD.     | CSA4.19MG    | 4.19      | 30                  | 30                  | 0      | (i)             |     |
|                                | CSA8.00MTZ   | 8.00      |                     |                     |        |                 |     |
|                                | CSA10.0MTZ   | 10.00     |                     |                     |        |                 |     |
|                                | CST4.19MGW*  | 4.19      |                     |                     |        | (ii)            |     |
|                                | CST8.00MTW*  | 8.00      |                     |                     |        |                 |     |
|                                | CST10.0MTW*  | 10.00     |                     |                     |        |                 |     |
| RIVER<br>ELETEC<br>CORPORATION | HC-49/U03    | 4.19      | 12                  | 12                  | 0      | (i)             |     |
|                                |              | 8.00      |                     |                     |        |                 |     |
|                                |              | 10.00     |                     |                     |        |                 |     |
| KINSEKI<br>LTD.                | HC-49/U (-S) | 4.19      | 27                  | 27                  | 0      |                 | (i) |
|                                |              | 8.00      |                     |                     |        |                 |     |
|                                |              | 10.00     | 20                  | 20                  |        |                 |     |
|                                | P3           | 32.768kHz | 50                  | 22                  | 1M     | (iii)           |     |

Those marked with an asterisk (\*) signify types with built-in ground capacitance (C<sub>1</sub>, C<sub>2</sub>).

## Selection Guide



| Option Item                                      | Mask Product          | CXP826P16Q-1-□□□                                         |
|--------------------------------------------------|-----------------------|----------------------------------------------------------|
| Package                                          | 80-pin plastic QFP    | 80-pin plastic QFP                                       |
| ROM capacitance                                  | 12Kbyte/16Kbyte       | PROM 16Kbyte                                             |
| Reset pin pull-up resistor                       | Existent/Non-Existent | Existent                                                 |
| High voltage drive output pin pull-down resistor | Existent/Non-Existent | Non-Existent (PD0/S0 to PF7/S15)<br>Existent (T0 to S16) |

Charactreistics Curves



Package Outline      Unit : mm

80PIN QFP (PLASTIC)



DETAIL A

|            |               |
|------------|---------------|
| SONY CODE  | QFP-80P-L01   |
| EIAJ CODE  | QFP080-P-1420 |
| JEDEC CODE | _____         |

PACKAGE STRUCTURE

|                  |                 |
|------------------|-----------------|
| PACKAGE MATERIAL | EPOXY RESIN     |
| LEAD TREATMENT   | SOLDER PLATING  |
| LEAD MATERIAL    | 42/COPPER ALLOY |
| PACKAGE MASS     | 1.6g            |